# 8-Bit Addressable Latch

The MC74AC259/74ACT259 is a high–speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW Common Clear for resetting all latches, as well as an active LOW Enable. It is functionally identical to the ALS259 8-bit addressable latch.

- Serial-to-Parallel Conversion
- Eight Bits of Storage with Output of Each Bit Available
- Random (Addressable) Data Entry
- Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear
- These are Pb-Free Devices




Figure 1. Pinout: 16-Lead Packages Conductors (Top View)




Figure 2. Logic Symbol

#### MODE SELECT TABLE

Ē	MR	Mode
L	Н	Addressable Latch
Н	Н	Memory
L	L	Active HIGH 8-Channel Demultiplexer
Н	L	Clear

H = HIGH Voltage Level L = LOW Voltage Level




### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAM



SOIC-16 D SUFFIX CASE 751B



xxx = AC or ACT

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

#### MODE SELECT-FUNCTION TABLE

Operating			Inp	uts						Out	puts			
Mode	MR	Ē	D	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	$Q_0$	Q <sub>1</sub>	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	Q <sub>7</sub>
Master Reset	L	Н	Χ	Χ	Χ	Χ	L	L	L	L	L	L	L	L
	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
	L	L	d	Н	L	L	L	Q = d	L	L	L	L	L	L
Demultiplex	L	L	d	L	Н	L	L	L	Q = d	L	L	L	L	L
(Active HIGH Decoder when	•	•	•	•	•	•	•	•	•	•	•	•	•	•
D = H)	•	•	•	•	•	•	•	•	•	•	•	•	•	•
J = 1.1,	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	L	L	d	Н	Н	Н	L	L	L	L	L	L	L	Q = d
Store (Do Nothing)	Н	Н	Х	Х	Х	Х	q <sub>0</sub>	q <sub>1</sub>	$q_2$	$q_3$	q <sub>4</sub>	<b>q</b> 5	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	L	L	L	Q = d	<b>q</b> <sub>1</sub>	$q_2$	$q_3$	q <sub>4</sub>	<b>q</b> 5	q <sub>6</sub>	<b>9</b> 7
	Н	L	d	Н	L	L	$q_0$	Q = d	$q_2$	$q_3$	$q_4$	<b>q</b> 5	$q_6$	<b>q</b> 7
A ddragachla	Н	L	d	L	Н	L	$q_0$	$q_1$	Q = d	$q_3$	$q_4$	<b>q</b> 5	$q_6$	<b>q</b> 7
Addressable Latch	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	Н	L	d	Н	Н	Н	$q_0$	$q_1$	$q_2$	$q_3$	$q_4$	$q_5$	$q_6$	Q = d

H = HIGH Voltage Level

#### **FUNCTIONAL DESCRIPTION**

The MC74AC259/74ACT259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states in the memory mode. All latches remain in their previous state and are unaffected by the Data or Address inputs.


In the one–of–eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the MC74AC/ACT259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Mode Select Function Table summarizes the operations of the MC74AC/ACT259.

L = LOW Voltage Level

X = Immaterial

d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	$-0.5 \le V_{CC} + 0.5$	V
Vo	DC Output Voltage (Note 1)	$-0.5 \le V_{CC} + 0.5$	V
I <sub>IK</sub>	DC Input Diode Current	±20	mA
I <sub>OK</sub>	DC Output Diode Current	±50	mA
I <sub>O</sub>	DC Output Sink/Source Current	±50	mA
I <sub>CC</sub>	DC Supply Current per Output Pin	±50	mA
I <sub>GND</sub>	DC Ground Current per Output Pin	±50	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction temperature under Bias	+150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	69.1	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 65°C (Note 3)	500	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage  Human Body Model (Note 4)  Machine Model (Note 5)  Charged Device Model (Note 6)	> 2000 > 200 > 1000	V
I <sub>Latch-Up</sub>	Latch-Up Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 7)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. IO absolute maximum rating must be observed.
- The package thermal impedance is calculated in accordance with JESD51-7.
- 3. 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.
- 4. Tested to EIA/JESD22-A114-A.
- 5. Tested to EIA/JESD22-A115-A.
- Tested to JESD22-C101-A.
- 7. Tested to EIA/JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
V	Complex Valtage	'AC	2.0	5.0	6.0	V	
V <sub>CC</sub>	Supply Voltage	'ACT	4.5	5.0	5.5	V	
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Ref. to GND)	0	-	V <sub>CC</sub>	V		
		V <sub>CC</sub> @ 3.0 V	-	150	-		
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V <sub>CC</sub> @ 4.5 V	-	40	-	ns/V	
	The Beviece except estimating and	V <sub>CC</sub> @ 5.5 V	-	25	_		
	Input Rise and Fall Time (Note 2)	V <sub>CC</sub> @ 4.5 V	-	10	_	no/\/	
t <sub>r</sub> , t <sub>f</sub>	'ACT Devices except Schmitt Inputs	V <sub>CC</sub> @ 5.5 V	-	8.0	_	ns/V	
T <sub>A</sub>	Operating Ambient Temperature Range			25	85	°C	
I <sub>OH</sub>	Output Current – High			-	-24	mA	
I <sub>OL</sub>	Output Current – Low			_	24	mA	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- V<sub>IN</sub> from 30% to 70% V<sub>CC</sub>; see individual Data Sheets for devices that differ from the typical input rise and fall times.
   V<sub>IN</sub> from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

# **DC CHARACTERISTICS**

			74	AC	74AC		
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -	+25°C	T <sub>A</sub> =-40°C to +85°C	Unit	Conditions
		(*)	Тур	G	uaranteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	I <sub>OUT</sub> = -50 μA
		3.0 4.5 5.5	- - -	2.56 3.86 4.86	2.46 3.76 4.76	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> -12 mA I <sub>OH</sub> -24 mA -24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	Ι <sub>ΟUT</sub> = 50 μΑ
		3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> 12 mA I <sub>OL</sub> 24 mA 24 mA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_I = V_{CC}$ , GND
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	_	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>	Output Current	5.5	-	-	<b>-</b> 75	mA	V <sub>OHD</sub> = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

 $<sup>^{\</sup>star}\text{All}$  outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

NOTE:  $I_{IN}$  and  $I_{CC}$  @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V  $V_{CC}$ .

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

	Symbol Parameter			74AC		74.	AC		
Symbol			CC* T <sub>A</sub> = +25°C V) C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Unit	Fig. No.	
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>	3.3 5.0	2.0 2.0	9.0 6.5	14.5 10.0	1.5 1.5	17.0 11.5	ns	3–5
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>	3.3 5.0	2.0 2.0	9.0 6.0	13.5 9.5	1.5 1.5	16.0 11.0	ns	3–5
t <sub>PLH</sub>	Propagation Delay $\overline{E}$ to $Q_n$	3.3 5.0	2.0 2.0	10.5 7.0	15.0 10.5	1.5 1.5	17.5 12.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay $\overline{E}$ to $Q_n$	3.3 5.0	2.0 2.0	8.0 7.5	12.5 9.0	1.5 1.5	15.0 11.0	ns	3–6
t <sub>PLH</sub>	Propagation Delay Address to Q <sub>n</sub>	3.3 5.0	2.0 2.0	12.0 8.0	19.0 13.0	1.5 1.5	22.5 15.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay Address to Q <sub>n</sub>	3.3 5.0	2.0 2.0	10.0 7.0	16.0 11.0	1.5 1.5	19.0 13.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to Q	3.3 5.0	2.0 2.0	8.0 6.0	12.0 9.0	1.5 1.5	13.5 10.0	ns	3–7

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

# **AC OPERATING REQUIREMENTS**

				74AC	74AC		
Symbol	Parameter	V <sub>CC</sub> * (V)		<sub>A</sub> = +25°C <sub>L</sub> = 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Unit	Fig. No.
			Typ Guarant		teed Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to E	3.3 5.0	- -	3.5 2.5	4.5 3.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to E	3.3 5.0	_ _	2.5 2.0	2.5 2.0	ns	3–9
t <sub>s</sub>	Setup Time Address to E	3.3 5.0	_ _	7.0 4.0	9.0 6.0	ns	3–6
t <sub>h</sub>	Hold Time Address to $\overline{\mathbb{E}}$	3.3 5.0	-	2.0 2.0	2.0 2.0	ns	3–6
t <sub>w</sub>	Minimum Pulse Width MR	3.3 5.0	- -	6.0 5.5	6.5 6.0	ns	3–6
t <sub>w</sub>	Minimum Pulse Width E	3.3 5.0	- -	6.5 5.5	7.0 6.0	ns	3–6

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### **DC CHARACTERISTICS**

		74ACT		CT	74ACT		
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -	+25°C	T <sub>A</sub> = -40°C to +85°C	Unit	Conditions
		(',	Тур	Gı	uaranteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		4.5 5.5	_ _	3.86 4.86	3.76 4.76	V	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{-24} \text{ mA}$ $^{1}OH$ $^{-24} \text{ mA}$
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA
		4.5 5.5	- -	0.36 0.36	0.44 0.44	V	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{24} \text{ mA}$ $^{1}OL$ $^{24} \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	5.5	0.6	_	1.5	mA	$V_{I} = V_{CC} - 2.1 \text{ V}$
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>	Output Current	5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	_	8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

 $<sup>^\</sup>star\text{All}$  outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

# AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

			74ACT			74ACT			
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C C <sub>L</sub> = 5		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>	5.0	2.0	6.5	11.0	1.5	12.5	ns	3–5
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> or Q <sub>n</sub>	5.0	2.0	7.0	10.5	1.5	12.0	ns	3–5
t <sub>PLH</sub>	Propagation Delay E to Q <sub>n</sub>	5.0	2.0	10.5	14.0	1.5	16.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay E or Q <sub>n</sub>	5.0	2.0	9.0	12.0	1.5	14.0	ns	3–6
t <sub>PLH</sub>	Propagation Delay Address to Q <sub>n</sub>	5.0	2.0	8.0	11.5	1.5	13.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay Address to Q <sub>n</sub>	5.0	2.0	6.0	10.0	1.5	12.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to Q	5.0	2.0		10.0	1.5	11.0	ns	3–7

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

#### **AC OPERATING REQUIREMENTS**

				74ACT	74ACT		
Symbol	Parameter	V <sub>CC</sub> * (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$ Typ Guarant		$T_A = -40$ °C to +85°C $C_L = 50$ pF	Unit	Fig. No.
					nteed Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to E	5.0	1	3.0	4.0	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW $D_n$ to $\overline{E}$	5.0	ı	2.5	2.5	ns	3–9
t <sub>s</sub>	Setup Time Address to $\overline{\mathbb{E}}$	5.0	ı	4.5	6.5	ns	3–6
t <sub>h</sub>	Hold Time Address to $\overline{\mathbb{E}}$	5.0	ı	2.5	2.5	ns	3–6
t <sub>w</sub>	Minimum Pulse Width MR	5.0	1	7.0	7.5	ns	3–6
t <sub>w</sub>	Minimum Pulse Width E	5.0	ı	7.0	7.5	ns	3–6

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.


#### **CAPACITANCE**

Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	50.0	pF	V <sub>CC</sub> = 5.0 V

# **ORDERING INFORMATION**

Part Number	Package	Shipping <sup>†</sup>		
MC74AC259DG	SOIC-16 (Pb-Free)	48 Units / Rail		
MC74AC259DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel		
MC74ACT259DG	SOIC-16 (Pb-Free)	48 Units / Rail		
MC74ACT259DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27 BSC		0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	E #1	
2.			ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.		7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR			8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE		CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.		11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER		CATHODE	12.		12.			
13.	BASE		CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOI DEDING	FOOTPRINT
14.	COLLECTOR		NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDENING	FOOTFRINT
15.	EMITTER		ANODE	15.	EMITTER, #4	15.	BASE, #1	:	8X
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	6	.40 —
								-	0
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 ← ➤
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				,
2.	DRAIN. #1		CATHODE	2.	COMMON DRAIN (OUTPUT	1		. 🗀 1	16
3.	DRAIN, #2		CATHODE	3.	COMMON DRAIN (OUTPUT			<b>↓</b> — ·	· · · <b></b>
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	,		<u>-</u>	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	1	16	6X 🛣	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT			58 <sup>J</sup> 🖂	' <u> </u>
7.	DRAIN, #4	7.		7.	COMMON DRAIN (OUTPUT		0.	56	ı <b>Ш</b>
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH	,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT				
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT				
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			
14.	SOURCE, #2	14.		14.	COMMON DRAIN (OUTPUT	)			V PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT				<u> </u>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
	- ,							<b>□</b> 8	9 + - + -
								°	~ <b></b>
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	the Document Repository. COPY" in red.	
DESCRIPTION:	SOIC-16		PAGE 1 OF 1

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative