


M87C257

Address Latched 256 Kbit (32Kb x8) UV EPROM and OTP EPROM

Feature summary

- 5V ± 10% supply voltage in Read operation
- Integrated address latch
- Access time: 45ns
- Low power consumption:
 - Active Current 30mA
 - Standby Current 100µA
- Programming voltage: 12.75V ± 0.25V
- Programming times of around 3s
- Electronic signature
 - Manufacturer Code: 20h
 - Device Code: 80h
- ECOPACK® packages available



57

Contents

1	Description	5
2	Device operation	7
	2.1 Read mode	7
	2.2 Standby mode	7
	2.3 Two Line Output Control	7
	2.4 System considerations	8
	2.5 Programming	8
	2.6 PRESTO II programming algorithm	8
		9
		9
	2.9 Electronic signature 1	10
	2.10 Erasure operation (applies for UV EPRCM) 1	10
3	Maximum rating	1
4	DC and AC parameters	2
5	Package mechanical1	8
6	Part numbering	20
7 005 005	Revision history 2	21

List of tables

	Table 1. Table 2.	Signal names	
	Table 3.	Operating modes	
	Table 4.	Electronic signature	
	Table 5.	AC measurement conditions	
	Table 6.	Capacitance	
	Table 7.	Read mode DC characteristics	
	Table 8. Table 9.	Programming mode DC characteristics	
	Table 9. Table 10.	Read mode AC characteristics 2	
	Table 11.	Programming mode AC characteristics	
	Table 12.	FDIP28WB - 28 pin Ceramic Frit-seal DIP, with window (round 0.280"),	CL
		package mechanical data	
	Table 13.	PLCC32 - 32 pin Rectangular Plastic Leaded Chip Carrier,	
	Table 14.	package mechanical data	
	Table 14. Table 15.	Document revision history	
			Nº 1
		(S) cO'	
		ate product(s) obs	
		010,16)	
	SO.		
6	$\sqrt{0}$		
	\mathcal{I}^{*}	×0	
		8°	
	cO'		
	-107		
(obsol		



List of figures

Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10.	Logic diagram5DIP connections6LCC connections6Programming flowchart9AC testing input output waveform12AC testing load circuit12Read mode AC waveforms14Programming and Verify modes AC waveforms17FDIP28W - 28 pin Ceramic Frit-seal DIP, with window, package outline18PLCC32 - 32 pin Rectangular Plastic Leaded Chip Carrier, package outline19
obsoli obsoli	obsolete Product(s) obsolete Product(s) obsolete Product(s)



1 Description

The M87C257 is a 256 Kbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It incorporates latches for all address inputs to minimize chip count, reduce cost, and simplify the design of multiplexed bus systems and is organized as 32,768 by 8 bits.

The FDIP28W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M87C257 is offered in PLCC32 package.

In order to meet environmental requirements, ST offers the M87C257 in ECOPACK® packages.

ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JED'EC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications a e available at: www.st.com.








Table 1. Signal names	
A0-A14	Address Inputs
Q0-Q7	Data Outputs
Ē	Chip Enable
G	Output Enable
ASV _{PP}	Address Strobe / Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground
NC	Not Connected Internally
DU	Don't Use



Figure 2. **DIP connections**





Figure 3. LCC connections



2 Device operation

The modes of operation of the M87C257 are listed in the Operating Modes. A single power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

2.1 Read mode

The M87C257 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable ($\overline{AS} = V_{IH}$) or latched ($\overline{AS} = V_{IL}$), the address access time (t_{AVQV}) is equal to the device selection the output (t_{ELQV}). Data is available at the output after delay of t_{GLQV} from the failing edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} -t_{GLQV}. The M87C257 reduces the hardware interface in multiplexed access-data bus systems. The processor multiplexed bus (AD0-AD7) may be first to the M87C257 latches all address inputs when \overline{AS} is low.

2.2 Standby mode

The M87C257 has a standby mode which reduces the active current from 30mA to 100 μ A (Address Stable). The M87C257 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When is the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.

2.3 Two Line Output Control

Becaus -> EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.



2.4 System considerations

The power switching characteristics of Advance CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of this transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between V_{CC} and V_{SS}. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.


2.5 Programming


When delivered (and after each erasure for UV EPROM), all L²(s or the M87C257 are in the '1' state. Data is introduced by selectively programming '6's into the desired bit locations. Although only '0's will be programmed, both '1's and 'C's can be present in the data word. The only way to change a '0' to a '1' is by die expectivity to ultraviolet light (UV EPROM). The M87C257 is in the programming mode when V_{DF} input is at 12.75V, \overline{G} is at V_{IH} and \overline{E} is pulsed to V_{IL}. The data to be programmed' is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25 V ± 0.25 V.

2.6 PRESTO II programming algorithm

PRESTO II Programming Algorithm allows to program the whole array with a guaranteed margin in a write line of 3.5 seconds. Programming with PRESTO II involves the application of a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 4). During programming and verify operation, a MARGIN MODE circuit is a normatically activated in order to guarantee that each cell is programmed with enough inargin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.







2.7 **Program Inhibit**

Programming of multiple M87C257s in parallel with different data is also easily accomplished. Except for \overline{E} all i ke inputs including \overline{G} of the parallel M87C257 may be common. A TTL low level pulse applied to a M87C257's E input, with VPP at 12.75V, will program that M87C257. A high level \overline{E} input inhibits the other M87C257s from being programmed.

Program Verify 2.8

A verify (read) correctly progra V_{CC} at 6.25V. A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{G} at V_{IL}, \overline{E} at V_{IH}, V_{PP} at 12.75V and



2.9 Electronic signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the M87C257.

To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M87C257, with $V_{CC} = V_{PP} = 5V$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during Electronic Signature mode. Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. When A9 = V_{ID} , \overline{AS} need not be toggled to latch each identifier address. For the STMicroelectronics M87C257, these two identifier bytes are given in *Table 4* and can be read-out on purpute Q7 to Q0.

2.10 Erasure operation (applies for UV EPROM)

The erasure characteristics of the M87C257 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximate y 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to "com level fluorescent lighting could erase a typical M87C257 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct survight. If the M87C257 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M87C257 window to prevent unintentional erasure. The recommended erasure procedure for the M87C257 is exposure to short wave ultraviolet light which has wavelength 2537Å. The imagrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 µW/cm² power rating. The M87C257 should be pl accid within 2.5 cm (1 inch) of the lamp tubes during the erasure.

Maximum rating 3

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature ⁽¹⁾	-40 to 125	€ °€
T _{BIAS}	Temperature Under Bias	–50 to 1′₂5	°C
T _{STG}	Storage Temperature	-80 to 150	°C
V _{IO} ⁽²⁾	Input or Output Voltage (except A9)	-2 to 7	V
V _{CC}	Supply Voltage	-2 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	-2 to 13.5	V
V _{PP}	Program Supply Voltage	-2 to 14	V

Absolute maximum ratings Table 2.

1. Depends on range.

Minimum DC voltage on Input or Output is -0.5 / the possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

Table 3. Operating modes

Mode	Ē	G	A9	ASV _F	PP Q7-Q0
Read (Latched Audress)	V _{IL}	V _{IL}	Х	V _{IL}	Data Out
Read (A.pc'el Address)	VIL	V _{IL}	Х	V _{IH}	Data Out
Output Visable	V _{IL}	V _{IH}	Х	Х	Hi-Z
Program	V _{IL} Pulse	V _{IH}	Х	V _{PP}	Data In
Verify	V _{IH}	V _{IL}	Х	V _{PP}	Data Out
Program Inhibit	V _{IH}	V _{IH}	Х	V _{PP}	Hi-Z
Standby	V _{IH}	Х	Х	Х	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	V _{ID}	V _{IL}	Codes
1. $X = V_{IH} \text{ or } V_{IL}, V_{ID} = 12V \pm 0$	0.5V.	•			·
Table 4. Electronic	signature				
lala m (ifi a m	0 07 00	0.5	a a a	<u> </u>	

Table 4. Electronic signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V _{IL}	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	1	0	0	0	0	0	0	0	80h



57


4 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 5. AC measurement condition

	High Speed	Standard
Input Rise and Fall Times	≤10ns	⊴20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4v
Input and Output Timing Ref. Voltages	1.5V	0.3\' a to 2V

Figure 5. AC testing input output waveform



	Capacitalice				
Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Capacitance^{(1) (2)} Table 6.

1. $T_A = 25 \text{ °C}, f = 1 \text{ MHz}$

2. Sampled only, not 100% tested.

Read mode DC characteristics^{(1) (2)} Table 7.

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	0V ≤V _{IN} ≤V _{CC}		±10	μA
I _{LO}	Output Leakage Current	0V ≤V _{OUT} ≤V _{CC}		±10	uA
I _{CC}	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		C :0	mA
1	Supply Current	$\overline{E} = V_{IH,} \overline{AS}V_{PP} = V_{IH}, \text{ Address}$ Switching	100,0	10	mA
I _{CC1}	(Standby) TTL	$\overline{E} = V_{IH,} \overline{AS}V_{PP} = V_{IL}, AddressStable$		Cil	mA
	Supply Current	$\overline{E} > V_{CC} - 0.2V, \overline{ASV_{PP}} \ge V_{CC} - 0.2V, \text{ Addre ss S vitching}$. O <i>Q</i> /	6	mA
I _{CC2}	(Standby) CMOS	$\overline{E} > V_{OU} - 0.2\%$, $\overline{AS}V_{PP} = V_{SS}$, Audress Stable		100	μA
I _{PP}	Program Current	V _{PP} = V _{CC}		100	μA
V _{IL}	Input Low Voltage	cO'	-0.3	0.8	V
$V_{IH}^{(3)}$	Input High Vritage	03	2	V _{CC} + 1	V
V _{OL}	Output∴cw √oltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	$V_{CC} - 0.8V$		V

1. $T_A = 7$ to 70 °C, -40 to 85 °C; -40 to 105 °C or -40 to 125 °C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $V_{PP} = V_{CC}$

2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

 Table 8.
 Programming mode DC characteristics^{(1) (2)}

Table 8.	m DC voltage on Output is V _{CC} +0.5 Programming mode DC		(2)		
Symbol	Parameter	Test Condition	Min	Max	Unit
<u> </u>	Input Leakage Current	V _{IL} ≤V _{IN} ≤V _{IH}		±10	μA
I _{CC}	Supply Current			50	mA
I _{PP}	Program Current	$\overline{E} = V_{IL}$		50	mA
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -1mA	$V_{CC} - 0.8$		V
V _{ID}	A9 Voltage		11.5	12.5	V

1. $T_A = 25 \text{ °C}; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V$

2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.






Figure 7. Read mode AC waveforms



Table 9.	•	Leau moue AC chara		•								
					M87C257							
Symbol Alt		Parameter	Test Condition	-4	-45 ⁽³⁾		-60		-70		-80	
				Min	Max	Min	Max	Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL},$ $\overline{G} = V_{IL}$		45		60		70		80	ns
t _{AVASL}	t _{AL}	Address Valid to Address Strobe Low		7		7		7		7		ns
t _{ASHASL}	t _{LL}	Address Strobe High to Address Strobe Low			35		35	35		35		ns
t _{ASLAX}	t _{LA}	Address Strobe Low to Address Transition			20		20	20		2.7	S.	ns
t _{ASLGL}	t _{LOE}	Address Strobe Low to Output Enable Low			20		20	20	b	20		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		45	0	<u> </u>		70	č	80	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		25		30		35	$\mathcal{D}_{\mathbf{z}}$	40	ns
t _{EHQZ} ⁽⁴⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$		25	0	30	0	30	0	40	ns
t _{GHQZ} ⁽⁴⁾	t _{DF}	Output Enable High to Output Hi-Z	Ē = V _{IL}	0	25	0	30	0	30	0	40	ns
t _{AXQX}	t _{ОН}	Address Transition to Output Transition	$\overline{\overline{E}} = V_{IL},$ $\overline{G} = V_{IL}$	0		0		0		0		ns

Read mode AC characteristics 1^{(1) (2)} Table 9.

1. $T_A = 0$ to 70 °C. - 40 to 35 °C; -40 to 105 °C or -40 to 125 °C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $V_{PP} = V_{CC}$

2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

3. Speed Journed with High Speed AC measurement conditions.

4. Samp.ed only, not 100% tested.



57

							M87	C257				
Symbol	Alt	Parameter	Test Condition	-9	90	-^	10	-12 -15/-20	/-20	Uni		
				Min	Мах	Min	Max	Min Max		Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\frac{\overline{E}}{\overline{G}} = V_{IL},$ $\overline{G} = V_{IL}$		90		100		120		150	ns
t _{AVASL}	t _{AL}	Address Valid to Address Strobe Low		7		7		7		7		ns
t _{ASHASL}	t _{LL}	Address Strobe High to Address Strobe Low		35		35		35		35	S	ns
t _{ASLAX}	t _{LA}	Address Strobe Low to Address Transition		20		20		20	91,	20		ns
t _{ASLGL}	t _{LOE}	Address Strobe Low to Output Enable Low		20		20	2	20		20	S	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		9,;		100	Ć	120		150	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	E - YıL	5	40	0	40		50		60	ns
t _{EHQZ} ⁽³⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	30	0	40	0	40	ns
t _{GHQZ} ⁽³⁾	t _{DF}	Output Er able High to Output Hi Z	Ē = V _{IL}	0	40	0	30	0	40	0	40	ns
t _{AXQX}	t _{Oh}	Address Transition	$\overline{\overline{E}} = V_{IL}, \\ \overline{G} = V_{IL}$	0		0		0		0		ns
 T_A = ^c to 70 °C, -40 to 85 °C; -40 to 105 °C or -40 to 125 °C; V_{CC} = 5V ± 5% or 5V ± 10%; V_{PP} = V_{CC} V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}. Sampled only, not 100% tested. 												

Read mode AC characteristics 2^{(1) (2)} Table 10.




Figure 8. Programming and Verify modes AC waveforms


Table 11.	Programming mode AC characteristics ⁽¹⁾ ⁽²⁾	

	Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
	t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low		2		μs
	t _{QVEL}	t _{DS}	Input Valid to Chip Enable Low		2		μs
	t _{VPHEL}	t _{VPS}	V _{PP} 'ligh to Chip Enable Low		2		μs
	t _{VCHEL}	t _{VCS}	V _{CC} High to Chip Enable Low		2		μs
	t _{ELEH}	t _{F₩}	Chip Enable Program Pulse Width		95	105	μs
	t _{⊨HQX}	t _{DH}	Chip Enable High to Input Transition		2		μs
	 الوxGL	t _{OES}	Input Transition to Output Enable Low		2		μs
Olk	t _{GLQV}	t _{OE}	Output Enable Low to Output Valid			100	ns
abs	t _{GHQZ}	t _{DFP}	Output Enable High to Output Hi-Z		0	130	ns
00	t _{GHAX}	t _{AH}	Output Enable High to Address Transition		0		ns
	1. T _A = 25	°C; V _{CC}	= 6.25V ± 0.25V; V _{PP} = 12.75V ± 0.25V				
0650	2. V _{CC} mu	st be app	blied simultaneously with or before V _{PP} and remove	ved simultaneous	ly or after	· V _{PP} .	



5 Package mechanical

Figure 9. FDIP28W - 28 pin Ceramic Frit-seal DIP, with window, package outline



1. Drawing is not to scale.

Table 12.FDIP28WB - 28 pin Ceramic Frit-seal D/P, with window (round 0.280"),
package mechanical data

	O		millimeters	c0)		inches	
	Symbol	Тур	Min	Max	Тур	Min	Мах
	А			5.72			0.225
	A1		0.51	1.40		0.020	0.055
	A2		3.91	4.57		0.154	0.180
	A3	20	3.89	4.50		0.153	0.177
	В	0	0.41	0.56		0.016	0.022
	В'	1.45	(51	-	0.057	-	-
	C		0.23	0.30		0.009	0.012
6	D	05	36.50	37.34		1.437	1.470
	D2	33.02	_	_	1.300	_	_
	E	15.24	_	_	0.600	_	_
C	E1		13.06	13.36		0.514	0.526
	е	2.54	-	-	0.100	-	-
	eA	14.99	_	_	0.590	_	_
	eB		16.18	18.03		0.637	0.710
	L		3.18	4.10		0.125	0.161
	α		4°	11°		4°	11°
	S		1.52	2.49		0.060	0.098
	Ø	7.11	_	_	0.280	_	_
	N		28	1		28	




Figure 10. PLCC32 - 32 pin Rectangular Plastic Leaded Chip Carrier, package outline

1. Drawing is not to scale.


 Table 13.
 PLCC32 - 32 pin Rectangular Plastic Leaded Chip Carrier, package mechanical data

	O. material	paonago moo	millimetors	0		inches	
	Symbol	Тур	Mia	Max	Тур	Min	Max
	А		S 3.18	3.56		0.125	0.140
	A1	G	1.53	2.41		0.060	0.095
	A2	20	0.38	_		0.015	_
	В	0	0.33	0.53		0.013	0.021
	B1	Å	0.66	0.81		0.026	0.032
10	CP	1110		0.10			0.004
olk	D	00	12.32	12.57		0.485	0.495
abs	D1		11.35	11.51		0.447	0.453
O^{φ}	D2		4.78	5.66		0.188	0.223
18	D3	7.62	-	_	0.300	-	-
cO'	E		14.86	15.11		0.585	0.595
05	E1		13.89	14.05		0.547	0.553
Û.	E2		6.05	6.93		0.238	0.273
	E3	10.16	-	_	0.400	-	_
	е	1.27	-	-	0.050	-	_
	F		0.00	0.13		0.000	0.005
	R	0.89	-	-	0.035	-	_
	Ν		32			32	



6 Part numbering

Table 14. Ordering information scheme



1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

7 Revision history

Table 15.	Document revision history
-----------	---------------------------

	Date	Revision	Changes
	01-Jun-1996	1	Initial release.
	23-May-2006	2	Document converted to new template (sections added, information moved). Packages are ECOPACK® compliant. Package specifications updated (see Section 5: Package mechanical). X option removed from Table 15: Document revision history.
obsole obsole	ste Pro	duct	s) obsolete product(s) obsolete product(s)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsi-liaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and ser rices described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and Services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property lights is granted under this document. If any part of this document refers to any third party products or services it shall not be depined a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered a license grant to vering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERKS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USF AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'S FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINCEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN MRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARP ALT. D. SOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS ON SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale cf. C1 products with provisions different from the statements and/or technical features set forth in this document shall immediately void any wan any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any tracility of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

