

# STV6415D

# Bus-controlled video matrix switch

### **Features**

- 20 MHz bandwidth
- Cascadable with another STV6415D (internal address can be changed by pin 7 voltage)
- 8 inputs (CVBS, RGB, chroma, ...)
- 6 outputs
- Possibility of chroma signal for each Input by switching off the clamp with an external resistor bridge
- I<sup>2</sup>C bus-controlled
- 6.5 dB gain between any input and output
- -55 dB crosstalk at 5 MHz
- Full ESD protection

# SO 20 (Plastic small outline package)

Table 1. Device summary

Ovar code	Fackaging
STVE413DD	iray


# **Description**

The main function of the STV6415D is to switch eight video input sources on the six outputs.

Each output can be switched to crily one of the inputs, whereas any single input may be connected to several outputs.

All switching ocssibilities are controlled through the I<sup>2</sup>C bus.





March 2009 Rev 2 1/13

Contents STV6415D

### **Contents**


1	Introduction 3
2	Electrical characteristics 4
	2.1 I <sup>2</sup> C bus selections
	2.2 Input/output pin configurations
	2.3 Using a second STV6415D
	2.4 Application diagram
3	Package mechanical data
	3.1 Environmentally-friendly packages
4	Revision history
	opsolete Produce
	aleite aleite
	ate Product(s) Obsolution obsolutions
	2,000
	in Cities
	3/6
-1050°	0100
Ob	46
Obsoli	
0.	



STV6415D Introduction

### 1 Introduction

Figure 2. STV6415D block diagram



The main function of the STV6415D is to switch eight video input sources on the six outputs. Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs. The lowest level of each signal is aligned on each input (bottom of sync pulse for CVBS or Black Level for RGB signals).

The nominal gain between any input and output is 6.5 dB. For Chroma signals, the alignment is switched off by forcing, with an external 5  $V_{DC}$  resistor bridge on the input. Each input can be used as a normal input or as a Chroma input (with external resistor bridge). All the switching possibilities are changed through the  $I^2C$  bus.

Driving a 75  $\Omega$  load requires an external transistor.

The switch configuration is defined by words of 16 bits: the I<sup>2</sup>C address (8 bits) then one output configuration (8 bits). Therefore, six separated words of 16 bits are necessary to determine the starting configuration at power-on (power supply: 0 to 10 V).

A new configuration needs only the words (16 bits) of the changed output channels.

Electrical characteristics STV6415D

# 2 Electrical characteristics

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage (pin 9)	12	V
T <sub>A</sub>	Operating ambient temperature range	0 to +70	°C
T <sub>STG</sub>	Storage temperature range	-20 to +150	°C

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Junction-to-ambient thermal resistance	100	C/W

Table 4. Electrical characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Supply voltage (pin 9)	8	10	TIO .	V
I <sub>CC</sub>	Power supply current (without load on outputs, V <sub>CC</sub> = 10 V)	14	19	25	mA
Inputs		10	(0)		
	Signal amplitude (CVBS signar)	~0/0		2	V <sub>PP</sub>
	Input current (input voltage = 5 V <sub>DC</sub> )	13	1	3	μΑ
	DC level	3.3	3.6	3.9	V
	DC level shi t (temperature from 0 to 70°C)		5	100	mV
Outputs (V <sub>IN</sub>	= 1 V <sub>PP</sub> for all dynamic tests) Pins 13,14, 15, 16,	17 and 18	•		
	L'vramic	4.5	5.5		V <sub>PP</sub>
7/6	Output impedance		25	50	Ω
35	Gain	6	6.5	7	dB
Q.	Bandwidth -1dB attenuation -3dB attenuation	7	15 20		MHz
-c0/6	Crosstalkf = 3.58 MHz f = 5 MHz		-60 -55	-50 -45	dB
0_	DC Level	2.40	3.05	3.50	V
	Minimum output load (R <sub>LOAD</sub> )	2			kΩ


Note:  $T_A = 25~^{\circ}C$ ,  $V_{CC} = 10~V$ ,  $R_{LOAD} = 10~k\Omega$ ,  $C_{LOAD} = 3~pF$  (unless otherwise specified).

Table 5. I<sup>2</sup>C bus characteristics

Symbol	Parameter	Test conditions	Min.	Max.	Unit
PROG (pin 7)			·	<u> </u>	
	Threshold voltage (typical value is 1.3)		1.00	1.65	V
SCL (pin 4)		•			
V <sub>IL</sub>	Low level input voltage		-0.3	+1.0	V
V <sub>IH</sub>	High level input voltage		2.3	V <sub>CC</sub> + 0.3	V
I <sub>LI</sub>	Input leakage current	$V_I = 0$ to $V_{CC}$	-10	+10	μΑ
f <sub>SCL</sub>	Clock frequency		0	100	kHz
t <sub>R</sub>	Input rise time	1.5 V to 3 V		1000	ทธ
t <sub>F</sub>	Input fall time	3 V to 1.5 V		300	ns
C <sub>I</sub>	Input capacitance			:0	pF
SDA (pin 2)			01		(5)
V <sub>IL</sub>	Low level input voltage	~	-0.3	+1.0	V
V <sub>IH</sub>	High level input voltage	18	2.3	$V_{CC} + 0.3$	V
I <sub>LI</sub>	Input leakage current	$V_1 = 0$ to $V_{CC}$	-10	+10	μΑ
C <sub>I</sub>	Input capacitance	103		10	pF
t <sub>R</sub>	Input rise time	1.5 V to 3 V	0	1000	ns
t <sub>F</sub>	Input fall time	3 V to 1.5 V		300	ns
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 3mA		0.4	V
t <sub>F</sub>	Output fall time	3 V to 1.5 V		250	ns
C <sub>L</sub>	Load capacitorine			400	pF
Timing	010 (15)	•			
t <sub>LOW</sub>	Crock low period		4.7		μs
t <sub>HIGH</sub>	Clock high period		4.0		μs
t <sub>SU', DA</sub> T	Data set-up time		250		ns
tHr, DAT	Data hold time		0	340	ns
t <sub>SU</sub> , <sub>STO</sub>	Set-up time from clock high to stop		4.0		μs
t <sub>BUF</sub>	Start set-up time following a stop		4.7		μs
t <sub>HD, STA</sub>	Start hold time		4.0		μs
t <sub>SU, STA</sub>	Start set-up time following clock low-to- high transition		4.7		μs

Electrical characteristics STV6415D

Figure 3. I<sup>2</sup>C bus timing



# 2.1 I<sup>2</sup>C bus selections

The  $I^2C$  chip address is defined by the first byte. The second and following bytes define the input/output configurations.

### First byte (address)

0x86	0b1000 0110	When PROG pin is connected to Ground
0x06	0b0000 0110	When PROG pin is connected to $V_{CC}$

Second and following bytes (input/output selection)

Table 6. I2C bus output selections

Output address (MSB)	Input address (LSB)	S	elected output
00000	XXX	Pin 18	
00100	XXX	Pin 14	
υ\ru\fu	XXX	Pin 16	
00110		Not used	Output is selected by
00001	XXX	Pin 17	the 5 MSBs.
00101	XXX	Pin 13	
00011	XXX	Pin 15	
00111		Not used	


Table 7. I<sup>2</sup>C bus input selections

Output address (MSB)	Input address (LSB)	Selecte	ed input
00XXX	000	Pin 5	
00XXX	100	Pin 8	
00XXX	010	Pin 3	
00XXX	110	Pin 20	Input is selected by
00XXX	001	Pin 6	the 3 LSBs.
00XXX	101	Pin 10	
00XXX	011	Pin 1	
00XXX	111	Pin 11	16

Example: 00100 101 connects pin 10 (input) to pin 14 (output) (equals 25 in nexadecimal)

# 2.2 Input/output pin configurations


Figure 4. Input configuration Figure 5. O. thou configuration



Electrical characteristics STV6415D

Figure 6. Bus I/O configuration


Figure 7. VCC pin configuration



# 2.3 Using a second STV6415D

The programming input pin (PROG) allows two STVE415D circuits to operate in parallel, and to select them independently through the  $I^2C$  bus by modifying the address byte. Consequently, the switching capabilities one doubled, or IC1 and IC2 can be cascaded.

Figure 8. Cascadable STV6415D configuration




**47/** 

# 2.4 Application diagram

Whenever an input is not used, it must be bypassed to ground through a 220 nF capacitor.

Note: The application diagram presented here is an example only and is subject to change without notice. The real application diagram will depend on application conditions and constraints.

Figure 9. Application diagram



### Package mechanical data 3

Figure 10. 20-pin plastic SO (small outline) package, 300-mil width




Table 8. SO20 package

Dim.		min		)V	inches	
Dilli.	Min.	Typ.	Max.	Min.	Тур.	Max.
Α	2.5%	*	2.65	0.0926		0.1043
A1	C.10	1,100	0.30	0.0040		0.0118
В	0.33	70, <sub>0</sub> .	0.51	0.0130		0.0200
<u> </u>	01	9	0.32			0.0125
D	12.60		13.00	0.4961		0.5118
E	7.40		7.60	0.2914		0.2992
е		1.27			0.050	
H	10.00		10.65	0.394		0.419
h	0.25		0.74	0.010		0.029
k	0°		8°	0°		8°
L	0.40		1.27	0.016		0.050
G			0.10			0.004
		Number of pins				
N				20		

# 3.1 Environmentally-friendly packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance.

ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Obsolete Product(s) Obsolete Product(s)
Obsolete Product(s) Obsolete Product(s)

577

Revision history STV6415D

# 4 Revision history

Table 9. Document revision history

Date	Revision	Changes
October 2004	1.0	First issue of target specification
November 2004	1.1	Second issue
February 2005	1.2	Removed DIP20 package information
12-Mar-2009	2	Template updated, Section 3.1 revised
osolete Pro	oducil	Template updated, Section 3.1 revised

### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia, 'ea' ('ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and sen ices described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property Liquis is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a trainant covering the use in any manner whatsoever of such third party products or services or any intellectual property containe 2 to 3 in 3 in 3.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'SE FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARHANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCT'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP ENTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p. or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war and granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabi. f.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577