

July 1992 Revised August 2000

### 100391

# Low Power Single Supply Hex TTL-to-PECL Translator

#### **General Description**

The 100391 is a hex translator for converting TTL logic levels to F100K PECL logic levels. The unique feature of this translator, is the ability to do this translation using only one +5V supply. The differential outputs allow each circuit to be used as an inverting/non-inverting translator, or as a differential line driver. A common enable (E), when LOW, holds all inverting outputs HIGH and all non-inverting inputs LOW.

The 100391 is ideal for those mixed PECL/TTL applications which only have +5V supply available. When used in the differential mode, the 100391, due to its high common mode rejection, overcomes voltage gradients between the TTL and PECL ground systems.

#### **Features**


- Operates from a single +5V supply
- Differential PECL outputs
- 2000V ESD protection
- Companion chip to 100390 hex PECL-to-TTL translator


#### **Ordering Code:**

Order Number	Package Number	Package Description
100391SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100391PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100391QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100391QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (–40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagrams**





#### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> - D <sub>5</sub>	Data Inputs (TTL)
$ \begin{array}{c} D_0 - D_5 \\ Q_0 - Q_5 \\ \overline{Q}_0 - \overline{Q}_5 \end{array} $	Data Outputs (PECL)
$\overline{Q}_0$ - $\overline{Q}_5$	Inverting Data Outputs (PECL)
E	Enable Input (TTL)

© 2000 Fairchild Semiconductor Corporation

DS010939

0030


# Logic Symbol

# Truth Table

Inp	uts	Outputs				
D <sub>n</sub>	E	$Q_n$	$\overline{Q}_n$			
Н	Н	Н	L			
L	Н	L	Н			
Н	L	L	Н			
L	L	L	Н			

H = HIGH Voltage Level L = LOW Voltage Level

# **Logic Diagram**



#### **Absolute Maximum Ratings**(Note 1)

 $\label{eq:StorageTemperature} Storage\ Temperature\ (T_{STG}) \\ Maximum\ Junction\ Temperature\ (T_J) \\ +150^{\circ}C$ 

Pin Potential to Ground Pin ( $V_{CC}$ ) -0.5V to +7.0V

PECL Output Current

(DC Output HIGH) -50 mATTL Input Voltage (Note 2) -0.5 V to +7.0 V

TTL Input Current (Note 2) —30 mA to + 5.0 mA

ESD (Last Passing Voltage)

(Note 3) ≥2000V

# Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)

 $\begin{array}{ccc} & & & & -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C} \\ & & & & \text{Commercial} & & 0 ^{\circ} \text{C to } +85 ^{\circ} \text{C} \\ & & \text{Supply Voltage (V}_{\text{CC}}) & & 4.5 \text{V to } 5.5 \text{V} \\ \end{array}$ 

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

#### **Commercial Version**

#### TTL-to-PECL DC Electrical Characteristics (Note 4)

 $V_{CC} = +5.0V \pm 10\%$ , GND = 0V,  $T_{C} = 0$ °C to +85°C

Symbol	Parameter	Min	Тур	Max	Units	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> - 1025	V <sub>CC</sub> - 955	V <sub>CC</sub> - 870	mV	$V_{IN} = V_{IH(max)}$ or $V_{IL (min)}$	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> - 1890	V <sub>CC</sub> - 1705	V <sub>CC</sub> - 1620	mV	Loading with $50\Omega$ to $V_{CC}$ – $2V$	
V <sub>OHC</sub>	Output HIGH Voltage	V 4025			mV		
	Corner Point High	V <sub>CC</sub> – 1035			mv	$V_{IN} = V_{IH(min)}$ or $V_{IL (max)}$	
V <sub>OLC</sub>	Output LOW Voltage			V <sub>CC</sub> – 1610	mV	Loading with $50\Omega$ to $V_{CC} - 2V$	
	Corner Point Low			VCC - 1610	mv		
V <sub>IH</sub>	Input HIGH Voltage	2.0		5.0	V	Over V <sub>TTL</sub> , V <sub>EE</sub> , T <sub>C</sub> Range	
V <sub>IL</sub>	Input LOW Voltage	0		0.8	V	Over V <sub>TTL</sub> , V <sub>EE</sub> , T <sub>C</sub> Range	
I <sub>IH</sub>	Input LOW Current			10	μΑ	V <sub>IN</sub> = +2.7V	
	Breakdown Test			20	μΑ	$V_{IN} = +5.5V$	
I <sub>IL</sub>	Input LOW Current						
	Dn	-0.8			mA	$V_{IN} = +0.5V$	
	E	-4.2					
V <sub>FCD</sub>	Input Clamp	-1.2			V	I <sub>IN</sub> = -18 mA	
	Diode Voltage	-1.2			V	IIN 10 IIIA	
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	32		69	mA	Inputs OPEN	

Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

#### **PDIP AC Electrical Characteristics**

 $V_{CC} = 5.0V \pm 10\%$ 

Symbol	Parameter	$T_C = 0^{\circ}C$		T <sub>C</sub> = +25°C		$T_C = +85^{\circ}C$		Units	Conditions
Cymbol	i arameter	Min	Max	Min	Max	Min	Max	Onno	Conditions
t <sub>PLH</sub>	Propagation Delay	0.30	1.40	0.35	1.30	0.40	1.30	ns	Figures 1, 2
t <sub>PHL</sub>	Data to Output	0.00	1.40	0.00	1.00	0.40	1.00	110	1 iguico 1, 2
t <sub>PLH</sub>	Propagation Delay	0.40	1.50	0.45	1.40	0.50	1.40	ns	Figures 1, 2
t <sub>PHL</sub>	Enable to Output	0.40	1.00	0.40	1.40	0.00	1.40	110	1 190100 1, 2
t <sub>TLH</sub>	Transition Time	0.35	1.70	0.35	1.70	0.35	1.70	ns	Figures 1, 2
t <sub>THL</sub>	20% to 80%, 80% to 20%	0.33	1.70	0.55	1.70	0.33	1.70	115	1 190165 1, 2

# Commercial Version (Continued) SOIC and PLCC AC Electrical Characteristics

 $I_{CC} = 5.0V \pm 10\%$ 

Symbol	Parameter	T <sub>C</sub> =	∘ 0°C	$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
Syllibol		Min	Max	Min	Max	Min	Max	Onits	Conditions
t <sub>PLH</sub>	Propagation Delay	0.30	1.40	0.35	1.30	0.40	1.30	ns	
t <sub>PHL</sub>	Data to Output								
t <sub>PLH</sub>	Propagation Delay	0.40	1.50	0.45	1.40	0.50	1.40	ns	Figures 1, 2
t <sub>PHL</sub>	Enable to Output	0.40	1.00	0.40	1.40	0.00	1.40	110	riguico i, z
t <sub>TLH</sub>	Transition Time	0.35	1.70	0.35	1.70	0.35	1.70	ns	
$t_{THL}$	20% to 80%, 80% to 20%	0.55	1.70	0.55	1.70	0.55	1.70	113	
toshl	Maximum Skew Common Edge								DI 00 0 I
	Output-to-Output Variation		750		750		750	ps	PLCC Only (Note 5)
	Data to Output Path								(1111111)
t <sub>OSLH</sub>	Maximum Skew Common Edge						DI 00 0 I		
	Output-to-Output Variation		700		700		700	ps	PLCC Only (Note 5)
	Data to Output Path								(1111111)
t <sub>OST</sub>	Maximum Skew Opposite Edge								
	Output-to-Output Variation		450		450		450	ps	PLCC Only (Note 5)
	Data to Output Path								(11010 0)
t <sub>PS</sub>	Maximum Skew								
	Pin (Signal) Transition Variation		525		525		525	ps	PLCC Only (Note 5)
	Data to Output Path								(

Note 5: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (toshL) or LOW-to-HIGH (tostH), or in opposite directions both HL and LH (tost). Parameters tost and tost guaranteed by design.

#### **Industrial Version**

#### PLCC DC Electrical Characteristics (Note 6)

 $V_{CC} = +5.0V \pm 10\%, \text{ GND} = 0V$ 

Symbol	Parameter	T <sub>C</sub> = −40°C		T <sub>C</sub> = 0°C	to +85°C	Units	Conditions	
Cynnbon		Min	Max	Min	Max	Oilles	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> - 1085	V <sub>CC</sub> - 870	V <sub>CC</sub> - 1025	V <sub>CC</sub> - 870	mV	$V_{IN} = V_{IH(max)}$ or $V_{IL (min)}$	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> - 1830	V <sub>CC</sub> – 1575	V <sub>CC</sub> - 1830	V <sub>CC</sub> – 1620	mV	Loading with $50\Omega$ to $V_{CC}$ – $2V$	
V <sub>OHC</sub>	Output HIGH Voltage	V <sub>CC</sub> – 1095		V <sub>CC</sub> – 1035		mV	$V_{IN} = V_{IH(min)}$ or $V_{IL(max)}$ Loading with $50\Omega$ to $V_{CC} - 2V$	
V <sub>OLC</sub>	Output LOW Voltage		V <sub>CC</sub> – 1565		V <sub>CC</sub> – 1610	mV		
V <sub>IH</sub>	Input HIGH Voltage	2.0	5.0	2.0	5.0	V		
V <sub>IL</sub>	Input LOW Voltage	0	0.8	0	0.8	V		
V <sub>IH</sub>	Input HIGH Current		10		10	μΑ	$V_{IN} = +2.7V$	
	Breakdown Test		20		20	μΑ	$V_{IN} = +5.5V$	
I <sub>IL</sub>	Input LOW Current							
	D <sub>n</sub>	-0.8		-0.8		mV	$V_{IN} = +0.5V$	
	E	-4.2		-4.2				
V <sub>FCD</sub>	Input Clamp Diode Voltage	-1.2		-1.2		V	I <sub>IN</sub> = -18 mA	
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	29	69	29	69	mA	Inputs OPEN	

Note 6: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

### **PLCC AC Electrical Characteristics**

 $V_{CC} = +5.0V \pm 10\%, \text{ GND} = 0V$ 

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
		Min	Max	Min	Max	Min	Max	Ollits	Conditions
t <sub>PLH</sub>	Propagation Delay Data to Output	0.20	1.50	0.35	1.30	0.40	1.30	ns	
t <sub>PLH</sub>	Propagation Delay	0.35	1.60	0.45	1.40	0.50	1.40	ns	Figures 1, 2
t <sub>PHL</sub>	Enable to Output	0.33	1.60	0.45	1.40	0.50	1.40	115	Figures 1, 2
t <sub>TLH</sub> t <sub>THL</sub>	Transition Time 20% to 80%, 80% to 20%	0.35	1.70	0.35	1.70	0.35	1.70	ns	

# **Switching Waveforms**




FIGURE 1. Propagation Delay, Cut-Off and Transition Times

#### **Test Circuit**




FIGURE 2. AC Test Circuit

#### Notes:

 $V_{CC} = V_{CCA} = +2V$ , GNDPECL = GNGTTL = 30.V

 $V_{IH}=0V,\ V_{IL}=-3V$ 


L1, L2 and L3 = equal length  $50\Omega$  impedance lines

 $R_{T}=50\Omega$  terminator internal to scope


Decoupling 0.1  $\mu\text{F}$  from GND to  $V_{\text{CC}},\,V_{\text{EE}}$  and  $V_{\text{TTL}}$ 

All unused outputs are loaded with  $50\Omega$  to GND

 $C_L = Fixture and stray capacitance \le 3 pF$ 



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.