

74LCX139


LOW VOLTAGE CMOS DUAL 2 TO 4 DECODER/DEMULTIPLEXER

- 5V TOLERANT INPUTS
- HIGH SPEED : t_{PD} = 6.2ns (MAX.) at V_{CC} = 3V
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE: |I_{OH}| = I_{OL} = 24mA (MIN) at V_{CC} = 3V
- PCI BUS LEVELS GUARANTEED AT 24 mA
- BALANCED PROPAGATION DELAYS: t_{PLH} ≅ t_{PHL}
- OPERATING VOLTAGE RANGE: V_{CC}(OPR) = 2.0V to 3.6V (1.5V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 139
- LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17)
- ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V

DESCRIPTION

The 74LCX139 is a low voltage CMOS DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER fabricated with sub-micron silicon gate and double-layer metal wiring C²MOS technology.

It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for inputs.




ORDER CODES

| PACKAGE | TUBE | T & R |
|---------|-----------|-------------|
| SOP | 74LCX139M | 74LCX139MTR |
| TSSOP | | 74LCX139TTR |

The active low enable input can be used for gating or as a data input for demultiplexing applications. While the enable input is held high, all four outputs are high independently of the other inputs.


It has same speed performance at 3.3V than 5V AC/ACT family, combined with a lower power consumption.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.



PIN CONNECTION AND IEC LOGIC SYMBOLS

INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
|---------------|----------------------------|-------------------------|
| 1, 15 | 1 <u>G</u> , 2 <u>G</u> | Enable Inputs |
| 2, 3 | 1A, 1B | Address Inputs |
| 4, 5, 6, 7 | 1 <u>Y0</u> to 1 <u>Y3</u> | Outputs |
| 12, 11, 10, 9 | 2 <u>Y0</u> to 2 <u>Y3</u> | Outputs |
| 14, 13 | 2A, 2B | Address Inputs |
| 8 | GND | Ground (0V) |
| 16 | V _{CC} | Positive Supply Voltage |


TRUTH TABLE

| | INPUTS | | OUTPUTS | | | |
|--------|--------|-----|---------|-----------|-----------|-----------|
| ENABLE | SEL | ECT | 0012013 | | | |
| G | В | А | YO | <u>Y1</u> | <u>Y2</u> | <u>Y3</u> |
| Н | Х | Х | Н | Н | Н | Н |
| L | L | L | L | Н | Н | Н |
| L | L | Н | Н | L | Н | Н |
| L | Н | L | Н | Н | L | Н |
| L | Н | Н | Н | Н | Н | L |

57

X : Don't Care

LOGIC DIAGRAM



This logic diagram has not be used to estimate propagation delays

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|--|----------------------------------|------------|
| V _{CC} | Supply Voltage | -0.5 to +7.0 | V |
| VI | DC Input Voltage | -0.5 to +7.0 | V |
| Vo | DC Output Voltage (V _{CC} = 0V) | -0.5 to +7.0 | V |
| Vo | DC Output Voltage (High or Low State) (note 1) | -0.5 to V _{CC} + 0.5 | V |
| Ι _{ΙΚ} | DC Input Diode Current | - 50 | mA |
| I _{OK} | DC Output Diode Current (note 2) | - 50 | mA |
| Ι _Ο | DC Output Current | ± 50 | mA |
| I _{CC} | DC Supply Current per Supply Pin | ± 100 | mA |
| I _{GND} | DC Ground Current per Supply Pin | ± 100 | mA |
| T _{stg} | Storage Temperature | -65 to +150 | °C |
| TL | Lead Temperature (10 sec) | 300 | °C |
| ot implied | mum Ratings are those values beyond which damage to the device may occur. maximum rating must be observed | Functional operation under these | conditions |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
|-----------------------------------|--|----------------------|------|
| V _{CC} | Supply Voltage (note 1) | 2.0 to 3.6 | V |
| VI | Input Voltage | 0 to 5.5 | V |
| Vo | Output Voltage (V _{CC} = 0V) | 0 to 5.5 | V |
| V _O | Output Voltage (High or Low State) | 0 to V _{CC} | V |
| I _{OH} , I _{OL} | High or Low Level Output Current (V _{CC} = 3.0 to 3.6V) | ± 24 | mA |
| I _{OH} , I _{OL} | High or Low Level Output Current (V _{CC} = 2.7V) | ± 12 | mA |
| T _{op} | Operating Temperature | -55 to 125 | °C |
| dt/dv | Input Rise and Fall Time (note 2) | 0 to 10 | ns/V |

1) Truth Table guaranteed: 1.5V to 3.6V 2) V_{IN} from 0.8V to 2V at V_{CC} = 3.0V

57

DC SPECIFICATIONS

| | | Te | est Condition | | | | | |
|------------------|---------------------------------|--|--|----------------------|------|----------------------|------|------|
| Symbol | Parameter | v _{cc} | | -40 to 85 °C | | -55 to 125 °C | | Unit |
| | | (V) | | Min. | Max. | Min. | Max. | |
| V _{IH} | High Level Input Voltage | - 2.7 to 3.6 | | 2.0 | | 2.0 | | V |
| V _{IL} | Low Level Input Voltage | 2.7 10 3.0 | | | 0.8 | | 0.8 | V |
| V _{OH} | OH High Level Output | 2.7 to 3.6 | I _O =-100 μA | V _{CC} -0.2 | | V _{CC} -0.2 | | |
| | Voltage | 2.7 | I _O =-12 mA | 2.2 | | 2.2 | | V |
| | | 2.0 | I _O =-18 mA | 2.4 | | 2.4 | | V |
| | | 3.0 | I _O =-24 mA | 2.2 | | 2.2 | | |
| V _{OL} | Low Level Output | 2.7 to 3.6 | I _O =100 μA | | 0.2 | | 0.2 | |
| | Voltage | 2.7 | I _O =12 mA | | 0.4 | | 0.4 | V |
| | | 2.0 | I _O =16 mA | | 0.4 | | 0.4 | |
| | | 3.0 | I _O =24 mA | | 0.55 | | 0.55 | |
| l | Input Leakage Current | 2.7 to 3.6 | V _I = 0 to 5.5V | | ± 5 | | ± 5 | μΑ |
| I _{off} | Power Off Leakage Current | 0 | $V_1 \text{ or } V_0 = 5.5 V$ | | 10 | | 10 | μΑ |
| I _{CC} | Quiescent Supply | 2.7 to 3.6 | $V_I = V_{CC} \text{ or } GND$ | | 10 | | 10 | |
| Current | 2.7 10 3.0 | $V_{\rm I}$ or $V_{\rm O}$ = 3.6 to 5.5V | | ± 10 | | ± 10 | μA | |
| ΔI_{CC} | I _{CC} incr. per Input | 2.7 to 3.6 | V _{IH} = V _{CC} - 0.6V | | 500 | | 500 | μA |

DYNAMIC SWITCHING CHARACTERISTICS

| | | Te | Value | | | | |
|------------------|-------------------------|-----------------|---|------------------------|------|------|---|
| Symbol | Parameter | V _{cc} | | T _A = 25 °C | | Unit | |
| | | (V) | | Min. | Тур. | Max. | |
| V _{OLP} | Dynamic Low Level Quiet | 3.3 | C _L = 50pF V _{IL} = 0V, V _{IH} = 3.3V | | 0.8 | | V |
| V _{OLV} | Output (note 1) | 3.5 | $V_{IL} = 0V, V_{IH} = 3.3V$ | | -0.8 | | v |

1) Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

AC ELECTRICAL CHARACTERISTICS

| | | Test Condition | | | | Value | | | | | | | | | | | |
|--|---|-----------------|---|--------|--------|--------------|--------|---------------|--------|--------|------------|-----|--|-----|--|-----|----|
| Symbol | Parameter | v _{cc} | C _L R _L (pF) (Ω) | RL | | -40 to 85 °C | | -55 to 125 °C | | Unit | | | | | | | |
| | | | | | | Min. | Max. | Min. | Max. | | | | | | | | |
| t _{PLH} t _{PHL} | PLH t _{PHL} Propagation <u>Delay</u> Time A, B to Y | 2.7 | 50 500 | 50 500 | 50 500 | 50 500 | 50 500 | 50 500 | 50 500 | 50 500 | E0 E00 2.E | 2.5 | | 7.3 | | 7.3 | 50 |
| | | 3.0 to 3.6 | | 50 500 | 2.5 | 1.0 | 6.2 | 1.0 | 6.2 | ns | | | | | | | |
| t _{PLH} t _{PHL} | Propagation_Delay | 2.7 | 50 | 500 | 2.5 | | 5.8 | | 5.8 | ns | | | | | | | |
| | Time G to Y | 3.0 to 3.6 | 50 | 500 | 2.5 | 1.0 | 5.3 | 1.0 | 5.3 | 115 | | | | | | | |
| ^t OSLH ^t OSHL | Output To Output Skew Time (note1, 2) | 3.0 to 3.6 | 50 | 500 | 2.5 | | 1.0 | | 1.0 | ns | | | | | | | |

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ($t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$) 2) Parameter guaranteed by design

57


4/9

CAPACITIVE CHARACTERISTICS

| | | Te | Value | | | | |
|-----------------|--|-----------------|---|------------------------|------|------|----|
| Symbol | Parameter | V _{cc} | | T _A = 25 °C | | Unit | |
| | | (V) | | Min. | Тур. | Max. | |
| C _{IN} | Input Capacitance | 3.3 | $V_{IN} = 0$ to V_{CC} | | 6 | | pF |
| C _{PD} | Power Dissipation Capacitance (note 1) | 3.3 | $f_{IN} = 10MHz$ $V_{IN} = 0 \text{ or } V_{CC}$ | | 26 | | pF |


1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/2$ (per gate)

TEST CIRCUIT




 $C_L = 50 \text{ pF}$ or equivalent (includes jig and probe capacitance) $R_L = 500\Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)





WAVEFORM 1: PROPAGATION DELAYS FOR INVERTING OUTPUTS (f=1MHz; 50% duty cycle)


WAVEFORM 2: PROPAGATION DELAYSFOR NON-INVERTING OUTPUTS (f=1MHz; 50% duty cycle)



57

| DIM. | | mm. | | | inch | |
|------|------|------|------|--------|-------|-------|
| | MIN. | ТҮР | MAX. | MIN. | TYP. | MAX. |
| А | | | 1.75 | | | 0.068 |
| a1 | 0.1 | | 0.2 | 0.003 | | 0.007 |
| a2 | | | 1.65 | | | 0.064 |
| b | 0.35 | | 0.46 | 0.013 | | 0.018 |
| b1 | 0.19 | | 0.25 | 0.007 | | 0.010 |
| С | | 0.5 | | | 0.019 | |
| c1 | | • | 45° | (typ.) | • | • |
| D | 9.8 | | 10 | 0.385 | | 0.393 |
| Е | 5.8 | | 6.2 | 0.228 | | 0.244 |
| е | | 1.27 | | | 0.050 | |
| e3 | | 8.89 | | | 0.350 | |
| F | 3.8 | | 4.0 | 0.149 | | 0.157 |
| G | 4.6 | | 5.3 | 0.181 | | 0.208 |
| L | 0.5 | | 1.27 | 0.019 | | 0.050 |
| М | | | 0.62 | | | 0.024 |






Г

| | TSSOP16 MECHANICAL DATA | | | | | | | | | | |
|------|-------------------------|----------|------|-------|------------|--------|--|--|--|--|--|
| DIM. | | mm. | | | inch | | | | | | |
| DIM. | MIN. | ТҮР | MAX. | MIN. | TYP. | MAX. | | | | | |
| А | | | 1.2 | | | 0.047 | | | | | |
| A1 | 0.05 | | 0.15 | 0.002 | 0.004 | 0.006 | | | | | |
| A2 | 0.8 | 1 | 1.05 | 0.031 | 0.039 | 0.041 | | | | | |
| b | 0.19 | | 0.30 | 0.007 | | 0.012 | | | | | |
| С | 0.09 | | 0.20 | 0.004 | | 0.0089 | | | | | |
| D | 4.9 | 5 | 5.1 | 0.193 | 0.197 | 0.201 | | | | | |
| Е | 6.2 | 6.4 | 6.6 | 0.244 | 0.252 | 0.260 | | | | | |
| E1 | 4.3 | 4.4 | 4.48 | 0.169 | 0.173 | 0.176 | | | | | |
| е | | 0.65 BSC | | | 0.0256 BSC | | | | | | |
| К | 0° | | 8° | 0° | | 8° | | | | | |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 | | | | | |

٦



8/9

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

