## 8-Gbit, 16-Gbit, 4224-byte page, multilevel cell, 3 V supply, multiplane, NAND flash memory

Preliminary Data

## Features

- High density multilevel cell (MLC) flash memory
- 8,16 Gbits of memory array
- 256, 512 Mbits of spare area
- Cost-effective solutions for mass storage applications
- NAND interface
- x8 bus width
- Multiplexed address/data
- Supply voltage: $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.6 V
- Page size: (4096 + 128 spare) bytes
- Block size: $(512 \mathrm{~K}+16 \mathrm{~K}$ spare) bytes
- Multiplane architecture
- Array split into two independent planes
- All operations can be performed on both planes simultaneously
- Memory cell array:
- (4 K + 128) bytes x 128 pages x 2048 blocks (8-Gbit devices)
- ( $4 \mathrm{~K}+128$ ) bytes $\times 128$ pages x 4096 blocks (16-Gbit devices)
- Page read/program
- Random access: $60 \mu \mathrm{~s}$ (max)
- Sequential access: 25 ns (min)
- Page program operation time: $800 \mu \mathrm{~s}$ (typ)
- Multipage program time (2 pages): $800 \mu \mathrm{~s}$ (typ)
- Copy-back program
- Fast page copy
- Fast block erase
- Block erase time: 2.5 ms (typ)


TSOP48 $12 \times 20 \mathrm{~mm}(\mathrm{~N})$

■ Multiblock erase time (2 blocks): 2.5 ms (typ)

- Status register
- Electronic signature
- Security features
- OTP area
- Serial number (unique ID) option
- Chip enable 'don't care'
- Data protection
- Hardware program/erase locked during power transitions
- Development tools
- Error correction code models
- Bad block management and wear leveling algorithm
- HW simulation models
- Data integrity
- 10,000 program/erase cycles (with ECC)
- 10 years data retention
- RoHS compliant packages available


## Contents

1 Description ..... 7
2 Memory array organization ..... 11
2.1 Bad blocks ..... 11
3 Signals descriptions ..... 13
3.1 Inputs/outputs (I/O0-I/O7) ..... 13
3.2 Address Latch Enable (AL) ..... 13
3.3 Command Latch Enable (CL) ..... 13
3.4 Chip Enable ( $\overline{\mathrm{E}}$ ) ..... 13
3.5 Read Enable ( $\overline{\mathrm{R}}$ ) ..... 13
3.6 Write Enable ( $\overline{\mathrm{W}}$ ) ..... 13
3.7 Write Protect ( $\overline{\mathrm{WP}}$ ) ..... 14
3.8 Ready/Busy (R $\bar{B}$ ) ..... 14
$3.9 \mathrm{~V}_{\mathrm{DD}}$ supply voltage ..... 14
$3.10 \mathrm{~V}_{\mathrm{SS}}$ ground ..... 14
4 Bus operations ..... 15
4.1 Command input ..... 15
4.2 Address input ..... 15
4.3 Data input ..... 15
4.4 Data output ..... 15
4.5 Write protect ..... 16
4.6 Standby ..... 16
5 Command set ..... 17
6 Device operations ..... 18
6.1 Single plane operations ..... 18
6.1.1 Page read ..... 18
6.1.2 Page program ..... 19
6.1.3 Block erase ..... 23
6.1.4 Copy-back program ..... 24
6.2 Multiplane operations ..... 25
6.2.1 Multiplane page read ..... 25
6.2.2 Multiplane page program ..... 28
6.2.3 Multiplane erase ..... 29
6.2.4 Multiplane copy back program ..... 30
6.3 2-Kbyte page backward compatibility ..... 36
6.3.1 Page program with 2-Kbyte page compatibility ..... 36
6.3.2 Copy back program with 2-Kbyte page compatibility ..... 36
6.4 Reset ..... 38
6.5 Read status register ..... 38
6.5.1 Write protection bit (SR7) ..... 39
6.5.2 P/E/R controller bit (SR6) ..... 39
6.5.3 Error bit (SR0) ..... 39
6.6 Read electronic signature ..... 39
7 Data protection ..... 41
8 Write protect operation ..... 42
9 Software algorithms ..... 43
9.1 Bad block management ..... 43
9.2 NAND flash memory failure modes ..... 44
9.3 Garbage collection ..... 45
9.4 Wear-leveling algorithm ..... 46
9.5 Hardware simulation models ..... 47
9.5.1 Behavioral simulation models ..... 47
9.5.2 IBIS simulations models ..... 47
10 Program and erase times and endurance cycles ..... 48
11 Maximum ratings ..... 49
12 DC and AC parameters ..... 50
12.1 Ready/Busy signal electrical characteristics ..... 59
13 Package mechanical ..... 61
N numonyx ..... 3/64
14 Ordering information ..... 62
15
Revision history ..... 63

## List of tables

Table 1. Device summary ..... 8
Table 2. Signal names ..... 9
Table 3. Valid blocks ..... 11
Table 4. Bus operations ..... 16
Table 5. Address insertion ..... 16
Table 6. Address definitions ..... 16
Table 7. Command set ..... 17
Table 8. Paired page address information ..... 21
Table 9. Status register bits ..... 38
Table 10. Device identifier codes ..... 39
Table 11. Electronic signature ..... 39
Table 12. Electronic signature byte 3 ..... 40
Table 13. Electronic signature byte 4 ..... 40
Table 14. Electronic signature byte 5 ..... 41
Table 15. Block failure ..... 44
Table 16. Program and erase times and program erase endurance cycles ..... 48
Table 17. Absolute maximum ratings ..... 49
Table 18. Operating and AC measurement conditions ..... 50
Table 19. Capacitance ..... 50
Table 20. DC characteristics ..... 51
Table 21. AC characteristics for command, address, data input ..... 51
Table 22. AC characteristics for operations ..... 52
Table 23. TSOP48-48 lead plastic thin small outline, $12 \times 20 \mathrm{~mm}$, package mechanical data. ..... 61
Table 24. Ordering information scheme ..... 62
Table 25. Document revision history ..... 63

## List of figures

Figure 1. Logic block diagram ..... 8
Figure 2. Logic diagram ..... 9
Figure 3. TSOP48 connections ..... 10
Figure 4. Memory array organization ..... 12
Figure 5. Random data output ..... 19
Figure 6. Page program operation ..... 20
Figure 7. Random data input during sequential data input ..... 23
Figure 8. Block erase operation ..... 24
Figure 9. Copy back program operation (without readout of data) ..... 24
Figure 10. Copy back program operation (with readout of data) ..... 25
Figure 11. Copy back program operation with random data input ..... 25
Figure 12. Multiplane page read operation with random data output. ..... 27
Figure 13. Multiplane page program operation ..... 29
Figure 14. Multiplane erase operation ..... 30
Figure 15. Multiplane copy back program operation ..... 31
Figure 16. Multiplane copy back program operation with random data input. ..... 32
Figure 17. Multiplane copy back operation sequence ..... 33
Figure 18. Multiplane copy back operation flow ..... 33
Figure 19. New multiplane copy back operation sequence ..... 34
Figure 20. New multiplane copy back operation flow. ..... 35
Figure 21. Page program with 2 -Kbyte page compatibility ..... 36
Figure 22. Copy back program with 2-Kbyte page compatibility ..... 37
Figure 23. Copy back program with 2-Kbyte page compatibility and random data input ..... 37
Figure 24. Data protection ..... 41
Figure 25. Program enable waveform ..... 42
Figure 26. Program disable waveform ..... 42
Figure 27. Erase enable waveform ..... 43
Figure 28. Erase disable waveform ..... 43
Figure 29. Bad block management flowchart. ..... 45
Figure 30. Garbage collection ..... 45
Figure 31. Command latch AC waveforms ..... 53
Figure 32. Address latch AC waveforms ..... 53
Figure 33. Data input latch AC waveforms ..... 54
Figure 34. Sequential data output after read AC waveforms ..... 54
Figure 35. Read status register AC waveforms ..... 55
Figure 36. Read electronic signature AC waveforms. ..... 55
Figure 37. Page read operation AC waveforms ..... 56
Figure 38. Page program AC waveforms ..... 57
Figure 39. Block erase AC waveforms. ..... 58
Figure 40. Reset AC waveforms ..... 58
Figure 41. Ready/Busy AC waveform ..... 59
Figure 42. Ready/Busy load circuit ..... 59
Figure 43. Resistor value versus waveform timings for Ready/Busy signal. ..... 60
Figure 44. TSOP48-48 lead plastic thin small outline, $12 \times 20 \mathrm{~mm}$, package outline ..... 61

## 1 Description

The NANDxxGW3D2A is a multilevel cell (MLC) device from the NAND flash 4224-byte page family of non-volatile flash memories. The NAND08GW3D2A and the NAND16GW3D2A have a density of 8 and 16 Gbits, respectively. The devices operate from a 3 V power supply.

The address lines are multiplexed with the data input/output signals on a multiplexed x8 input/output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.
Each block can be programmed and erased up to 10,000 cycles (with error correction code (ECC) on). The devices also have hardware security features; a write protect pin is available to provide hardware protection against program and erase operations.

The devices feature an open-drain, ready/busy output that identifies if the program/erase/ read ( $\mathrm{P} / \mathrm{E} / \mathrm{R}$ ) controller is currently active. The use of an open-drain output allows the ready/busy pins of several memories to be connected to a single pull-up resistor.

The memory array is split into 2 planes. This multiplane architecture makes it possible to program 2 pages at a time (one in each plane), to erase 2 blocks at a time (one in each plane), or to read 2 pages at a time (one in each plane) dividing by two the average program, erase, and read times.
The device has the Chip Enable 'don't care' feature, which allows the bus to be shared between more than one memory at the same time, as Chip Enable transition during the latency time do not stop the read operation. Program and erase operations can never be interrupted by Chip Enable transition.

The devices come with two security features:

- OTP (one time programmable) area, which is a restricted access area where sensitive data/code can be stored permanently. The access sequence and further details about this feature are subject to an NDA (non disclosure agreement)
- Serial number (unique identifier) option, which enables each device to be uniquely identified. It is subject to an NDA and is, therefore, not described in the datasheet.
For more details about these security features, contact your nearest Numonyx sales office.
The devices are available in TSOP48 ( $12 \times 20 \mathrm{~mm}$ ) package. and are shipped from the factory with block 0 always valid and the memory content bits, in valid blocks, erased to ' 1 '.

Refer to the list of available part numbers and to Table 24: Ordering information scheme for information on how to order these options.

Table 1. Device summary

| Part number | Density | Bus width | Page size | Block size | Memory array | Operating voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) | Timings |  |  |  | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Random access time (max) | Sequential access time (min) | Page program (typ) | Block erase (typ) |  |
| NANDO 8GW3D 2A | 8 Gbits | x8 | $\begin{gathered} 4096+ \\ 128 \\ \text { bytes } \end{gathered}$ | $\begin{gathered} 512 \mathrm{~K} \\ +16 \mathrm{~K} \\ \text { bytes } \end{gathered}$ | $\begin{gathered} 128 \\ \text { pages x } \\ 2048 \\ \text { blocks } \end{gathered}$ | $\begin{aligned} & 2.7 \text { to } \\ & 3.6 \mathrm{~V} \end{aligned}$ | $60 \mu \mathrm{~s}$ | 25 ns | $800 \mu \mathrm{~s}$ | $\begin{aligned} & 2.5 \\ & \mathrm{~ms} \end{aligned}$ | TSOP48 |
| NAND1 6GW3D 2A | 16 Gbits | x8 | $\begin{gathered} 4096+ \\ 128 \\ \text { bytes } \end{gathered}$ | $\begin{aligned} & 512 \mathrm{~K} \\ & +16 \mathrm{~K} \\ & \text { bytes } \end{aligned}$ | $\begin{gathered} 128 \\ \text { pages x } \\ 4096 \\ \text { blocks } \end{gathered}$ | $\begin{aligned} & 2.7 \text { to } \\ & 3.6 \mathrm{~V} \end{aligned}$ | $60 \mu \mathrm{~s}$ | 25 ns | $800 \mu \mathrm{~s}$ | $\begin{aligned} & 2.5 \\ & \mathrm{~ms} \end{aligned}$ | TSOP48 |

Figure 1. Logic block diagram


Figure 2. Logic diagram
(
Table 2. Signal names

| Signal | Function | Direction |
| :---: | :--- | :---: |
| $\mathrm{I} / \mathrm{OO}-\mathrm{I} / \mathrm{O} 7$ | Data input/outputs | Input/output |
| CL | Command Latch Enable | Input |
| AL | Address Latch Enable | Input |
| $\overline{\mathrm{E}}$ | Chip Enable | Input |
| $\overline{\mathrm{R}}$ | Read Enable | Input |
| $\overline{\mathrm{W}}$ | Write Enable | Input |
| $\overline{\mathrm{WP}}$ | Write Protect | Input |
| $\mathrm{R} \overline{\mathrm{B}}$ | Ready/Busy (open drain output) | Output |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply | Power supply |
| $\mathrm{V}_{\mathrm{SS}}$ | Ground | Ground |
| NC | No connection | - |
| DU | Do not use | - |

Figure 3. TSOP48 connections

|  |
| :---: |

## 2 Memory array organization

The memory array is comprised of NAND structures where 32 cells are connected in series.
It is organized into blocks where each block contains 128 pages. The array is split into two areas, the main area and the spare area. The main area of the array stores data, whereas the spare area typically stores software flags or bad block identification.

The pages are split into a 4096-byte main area and a spare area of 128 bytes. Refer to Figure 4: Memory array organization.

### 2.1 Bad blocks

The NAND08GW3D2A and NAND16GW3D2A devices may contain bad blocks, where the reliability of blocks that contain one or more invalid bits is not guaranteed. Additional bad blocks may develop during the lifetime of the device.

The bad block information is written prior to shipping (refer to Section 9.1: Bad block management for more details).

Table 3: Valid blocks shows the minimum number of valid blocks. The values shown include both the bad blocks that are present when the device is shipped and the bad blocks that could develop later on.

These blocks need to be managed using bad blocks management and block replacement (refer to Section 9: Software algorithms).

Table 3. Valid blocks

| Density of device | Minimum | Maximum |
| :---: | :---: | :---: |
| 8 Gbits | 1998 | 2048 |
| 16 Gbits | 3996 | 4096 |

Figure 4. Memory array organization


## 3 Signals descriptions

See Figure 1: Logic block diagram, and Table 2: Signal names for a brief overview of the signals connected to this device.

### 3.1 Inputs/outputs (I/O0-I/O7)

Input/outputs 0 to 7 are used to input the selected address, output the data during a read operation, or input a command or data during a write operation. The inputs are latched on the rising edge of Write Enable. I/O0-l/O7 are left floating when the device is deselected or the outputs are disabled.

### 3.2 Address Latch Enable (AL)

The Address Latch Enable activates the latching of the address inputs in the command interface. When AL is High, the inputs are latched on the rising edge of Write Enable.

### 3.3 Command Latch Enable (CL)

The Command Latch Enable activates the latching of the command inputs in the command interface. When CL is High, the inputs are latched on the rising edge of Write Enable.

### 3.4 Chip Enable ( $\overline{\mathrm{E}}$ )

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is Low, $\mathrm{V}_{\mathrm{IL}}$, the device is selected. If Chip Enable goes High, $\mathrm{V}_{\mathrm{IH}}$, while the device is busy, the device remains selected and does not go into standby mode.

### 3.5 Read Enable ( $\overline{\mathbf{R}}$ )

The Read Enable pin, $\overline{\mathrm{R}}$, controls the sequential data output during read operations. Data is valid $t_{R L Q V}$ after the falling edge of $\bar{R}$. The falling edge of $\bar{R}$ also increments the internal column address counter by one.

### 3.6 Write Enable (W)

The Write Enable input, $\bar{W}$, controls writing to the command interface, input address, and data latches. Both addresses and data are latched on the rising edge of Write Enable.

During power-up and power-down a recovery time of $10 \mu \mathrm{~s}(\mathrm{~min})$ is required before the command interface is ready to accept a command. It is recommended to keep Write Enable High during the recovery time.

### 3.7 Write Protect ( $\overline{\mathrm{WP}}$ )

The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations. When Write Protect is Low, $\mathrm{V}_{\mathrm{IL}}$, the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low, $\mathrm{V}_{\mathrm{IL}}$, during power-up and power-down.

## $3.8 \quad$ Ready/Busy ( RB )

The Ready/Busy output, $R \bar{B}$, is an open-drain output that can identify if the $P / E / R$ controller is currently active.

When Ready/Busy is Low, $\mathrm{V}_{\mathrm{OL}}$, a read, program or erase operation is in progress. When the operation completes, Ready/Busy goes High, $\mathrm{V}_{\mathrm{OH}}$.

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low indicates that one, or more, of the memories is busy.

During power-up and power-down a minimum recovery time of $10 \mu \mathrm{~s}$ is required before the command interface is ready to accept a command. During this period the Ready/Busy signal is Low, $\mathrm{V}_{\mathrm{OL}}$.
Refer to Section 12.1: Ready/Busy signal electrical characteristics for details on how to calculate the value of the pull-up resistor.

## $3.9 \quad \mathrm{~V}_{\mathrm{DD}}$ supply voltage

$\mathrm{V}_{\mathrm{DD}}$ provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

An internal voltage detector disables all functions whenever $\mathrm{V}_{\mathrm{DD}}$ is below $\mathrm{V}_{\mathrm{LKO}}$ (see Table 20: DC characteristics) to protect the device from any involuntary program/erase during power transitions.

Each device in a system should have $\mathrm{V}_{\mathrm{DD}}$ decoupled with a $0.1 \mu \mathrm{~F}$ capacitor. The PCB track widths should be sufficient to carry the required program and erase currents.

## $3.10 \quad V_{\text {SS }}$ ground

Ground, $\mathrm{V}_{\mathrm{SS}}$, is the reference for the power supply. It must be connected to the system ground.

## 4 Bus operations

There are six standard bus operations that control the memory. Each of these is described in this section. See the summary in Table 4: Bus operations.
Typically, glitches of less than 3 ns on Chip Enable, Write Enable and Read Enable are ignored by the memory and do not affect bus operations.

### 4.1 Command input

Command input bus operations give commands to the memory. Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal.
Only I/O0 to I/O7 are used to input commands.
See Figure 31 and Table 21 for details of the timings requirements.

### 4.2 Address input

Address input bus operations input the memory addresses. Five bus cycles are required to input the addresses (refer to Table 5: Address insertion).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.

See Figure 32 and Table 21 for details of the timings requirements.

### 4.3 Data input

Data input bus operations input the data to be programmed. Data is only accepted when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using the Write Enable signal.
See Figure 33 and Table 21 for details of the timing requirements.

### 4.4 Data output

Data output bus operations read the data in the memory array, the status register, the electronic signature, and the unique identifier.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low.

The data is output sequentially using the Read Enable signal.
If the Read Enable pulse frequency is lower then 33 MHz ( $t_{R L R L}$ higher than 30 ns ), the output data is latched on the rising edge of Read Enable signal (see Figure 34: Sequential data output after read AC waveforms).

For higher frequencies ( $t_{\text {RLRL }}$ lower than 30 ns ), the extended data out (EDO) mode must be considered. In this mode, data output is valid on the input/output bus for a time of $t_{\text {RLQX }}$ after the falling edge of Read Enable signal (see Figure 34: Sequential data output after read AC waveforms).

See Table 22: AC characteristics for operations, for details on the timings requirements.

### 4.5 Write protect

Write protect bus operations protect the memory against program or erase operations. When the Write Protect signal is Low the device does not accept program or erase operations, therefore, the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection, even during power-up.

### 4.6 Standby

The memory enters standby mode by holding Chip Enable, $\overline{\mathrm{E}}$, High for at least $10 \mu \mathrm{~s}$. In standby mode, the device is deselected, outputs are disabled and power consumption is reduced.

Table 4. Bus operations

| Bus operation | $\overline{\mathbf{E}}$ | $\mathbf{A L}$ | $\mathbf{C L}$ | $\overline{\mathbf{R}}$ | $\overline{\mathbf{W}}$ | $\overline{\mathrm{WP}}$ | $\mathbf{I / 0 0}-\mathbf{I / O 7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command input | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Rising | $\mathrm{X}^{(1)}$ | Command |
| Address input | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Rising | X | Address |
| Data input | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Rising | $\mathrm{V}_{\mathrm{IH}}$ | Data input |
| Data output | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | Falling | $\mathrm{V}_{\mathrm{IH}}$ | X | Data output |
| Write protect | X | X | X | X | X | $\mathrm{V}_{\mathrm{IL}}$ | X |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | X | $\mathrm{V}_{\mathrm{IL}} / \mathrm{V}_{\mathrm{DD}}$ | X |

1. $\overline{\mathrm{WP}}$ must be $\mathrm{V}_{\mathrm{IH}}$ when issuing a program or erase command.

Table 5. Address insertion ${ }^{(1)}$

| Bus cycle | $\mathbf{I} / \mathbf{0 7}$ | $\mathbf{I} / \mathbf{0 6}$ | $\mathbf{I} / \mathbf{0 5}$ | $\mathbf{I} / \mathbf{0 4}$ | $\mathbf{I} / \mathbf{0 3}$ | $\mathbf{I} / \mathbf{0 2}$ | $\mathbf{I / O 1}$ | $\mathbf{I} / \mathbf{0 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{\text {st }}$ | A 7 | A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 |
| $2^{\text {nd }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | A 12 | A 11 | A 10 | A 9 | A 8 |
| $3^{\text {rd }}$ | A 20 | A 19 | A 18 | A 17 | A 16 | A 15 | A 14 | A 13 |
| $4^{\text {th }}$ | A 28 | A 27 | A 26 | A 25 | A 24 | A 23 | A 22 | A 21 |
| $5^{\text {th }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{A} 31 / \mathrm{V}_{\mathrm{IL}}{ }^{(2)}$ | A 30 | A 29 |

1. Any additional address input cycles are ignored.
2. A31 for 16-Gbit devices, $\mathrm{V}_{\mathrm{IL}}$ for 8 -Gbit devices.

Table 6. Address definitions

| Address | Definition |
| :---: | :---: |
| A0 - A12 | Column address |
| A13-A19 | Page address |
| A20 - A31 ${ }^{(1)}$ | Block address |

1. A31is only used for 16 -Gbit devices. The address is A20-A30 for 8-Gbit devices.

## 5 Command set

All bus write operations to the device are interpreted by the command interface. The commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is High. Device operations are selected by writing specific commands to the command register. The two-step command sequences for program and erase operations are imposed to maximize data security.

The commands are summarized in Table 7: Command set.
Table 7. Command set

| Function | 1st cycle | 2nd cycle | 3rd cycle | 4th cycle | Acceptable during <br> command busy |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Page Read | 00 h | 30 h |  |  |  |
| Read for Copy Back | 00 h | 35 h |  |  |  |
| Read ID | 90 h |  |  |  |  |
| Reset | FFh |  |  |  | Yes |
| Page Program | 80 h | 10 h |  |  |  |
| Multiplane Page Program | 80 h | 11 h | 81 h | 10 h |  |
| Multiplane Read | 60 h | 60 h | 30 h |  |  |
| Copy Back Program | 85 h | 10 h |  |  |  |
| Multiplane Copy Back <br> Program | 85 h | 11 h | 81 h | 10 h |  |
| Multiplane Copy Back <br> Read | 60 h | 60 h | 35 h |  |  |
| Block Erase | 60 h | D0h |  |  |  |
| Multiplane Block Erase | 60 h | 60 h | D0h |  |  |
| Read Status Register | 70 h |  |  |  | Yes |
| Random Data Input | 85 h |  |  |  |  |
| Random Data Output | 05 h | E0h |  |  |  |
| Multiplane Random Data <br> Output | 00 h | 05 h | E0h |  |  |
| Page Program with <br> 2-Kbyte Compatibility | 80 h | 11 h | 80 h | 10 h |  |
| Copy Back Program with <br> $2-$-Kbyte Compatibility | 85 h | 11 h | 85 h | 10 h |  |

## 6 Device operations

### 6.1 Single plane operations

This section gives the details of the single plane device operations.

### 6.1.1 Page read

At power-up the device defaults to read mode. To enter read mode from another mode the Read command must be issued, see Table 7: Command set. Once a Read command is issued, subsequent consecutive read commands only require the confirm command code (30h).

After a first page read operation, the device stays in read mode and a second page read can be started by inputting 5 address cycles and a read confirm command.

Once a read command is issued, two types of operations are available: random read and sequential page read. The random read mode is enabled when the page address is changed.

After the first random read access, the page data (4224 bytes) is transferred to the page buffer in a time of $t_{B L B H 1}$ (refer to Table 22: AC characteristics for operations for value). Once the transfer is complete, the Ready/Busy signal goes High. The data can then be read out sequentially (from the selected column address to last column address) by pulsing the Read Enable signal (see Figure 37: Page read operation AC waveforms).

The device can output random data in a page, instead of the consecutive sequential data, by issuing a Random Data Output command. The Random Data Output command can be used to skip some data during a sequential data output.

The sequential operation can be resumed by changing the column address of the next data to be output, to the address which follows the Random Data Output command. The Random Data Output command can be issued as many times as required within a page.

Figure 5. Random data output


### 6.1.2 Page program

The page program operation is the standard operation to program data to the memory array. Generally, data is programmed sequentially, however, the device does support random input within a page.
The memory array is programmed by page, however, partial page programming is allowed where any number of bytes ( 1 to 4224) can be programmed.

Only one consecutive partial page program operation is allowed on the same page (see Table 16: Program and erase times and program erase endurance cycles). After exceeding this a Block Erase command must be issued before any further program operations can take place in that page (see Figure 6: Page program operation).

When a program operation is abnormally aborted (such as during a power-down), the page data under program data as well as the paired page data may be damaged (see Table 8: Paired page address information).
Within a given block, the pages must be programmed sequentially and random page address programming is not allowed.

Figure 6. Page program operation


Table 8. Paired page address information

| Paired page address |  | Paired page address |  |
| :---: | :---: | :---: | :---: |
| 00h | 04h | 01h | 05h |
| 02h | 08h | 03h | 09h |
| 06h | 0Ch | 07h | 0Dh |
| OAh | 10h | OBh | 11h |
| OEh | 14h | OFh | 15h |
| 12h | 18h | 13h | 19h |
| 16h | 1Ch | 17h | 1Dh |
| 1Ah | 20h | 1Bh | 21h |
| 1Eh | 24h | 1Fh | 25h |
| 22h | 28h | 23h | 29h |
| 26h | 2Ch | 27h | 2Dh |
| 2Ah | 30h | 2Bh | 31h |
| 2Eh | 34h | 2Fh | 35h |
| 32h | 38h | 33h | 39h |
| 36h | 3Ch | 37h | 3Dh |
| 3Ah | 40h | 3Bh | 41h |
| 3Eh | 44h | 3Fh | 45h |
| 42h | 48h | 43h | 49h |
| 46h | 4Ch | 47h | 4Dh |
| 4Ah | 50h | 4Bh | 51h |
| 4Eh | 54h | 4Fh | 55h |
| 52h | 58h | 53h | 59h |
| 56h | 5Ch | 57h | 5Dh |
| 5Ah | 60h | 5Bh | 61h |
| 5Eh | 64h | 5Fh | 65h |
| 62h | 68h | 63h | 69h |
| 66h | 6Ch | 67h | 6Dh |
| 6Ah | 70h | 6Bh | 71h |
| 6Eh | 74h | 6Fh | 75h |
| 72h | 78h | 73h | 79h |
| 76h | 7Ch | 77h | 7Dh |
| 7Ah | 7Eh | 7Bh | 7Fh |

Once the program operation has started the status register can be read using the Read Status Register command. During program operations the status register only flags errors for bits set to ' 1 ' that have not been successfully programmed to ' 0 '.

During the program operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored. Once the program operation has completed, the P/E/R controller bit SR6 is set to ' 1 ' and the Ready/Busy signal goes High.

The device remains in read status register mode until another valid command is written to the command interface.

## Sequential input

To input data sequentially the addresses must be sequential and remain in one block.
For sequential input, each page program operation comprises five steps:

1. One bus cycle is required to set up the Page Program (sequential input) command (see Table 7: Command set)
2. Five bus cycles are then required to input the program address (refer to Table 5: Address insertion)
3. The data is loaded into the data registers
4. One bus cycle is required to issue the Page Program Confirm command to start the P/E/R controller. The P/E/R controller only starts if the data has been loaded in step 3
5. The $P / E / R$ controller then programs the data into the array.

## Random data input

During a sequential input operation, the next sequential address to be programmed can be replaced by a random address issuing a Random Data Input command. The following two steps are required to issue the command:

1. One bus cycle is required to setup the Random Data Input command (see Table 7).
2. Two bus cycles are then required to input the new column address (refer to Table 5).

Random data input operations can be repeated as often as required in any given page.

Figure 7. Random data input during sequential data input
Figure 7. Random data input during sequential data input


I/O


### 6.1.3 Block erase

Erase operations are done one block at a time. An erase operation sets all of the bits in the addressed block to ' 1 '. All previous data in the block is lost.

An erase operation consists of three steps (refer to Figure 8: Block erase operation):

1. One bus cycle is required to setup the Block Erase command. Only addresses A20 to A30 (for 8-Gbit devices) or A20 to A31 (for 16-Gbit devices) are valid while the addresses A13 to A19 are ignored
2. Three bus cycles are then required to load the address of the block to be erased. Refer to Table 6: Address definitions for the block addresses of each device
3. One bus cycle is required to issue the Block Erase Confirm command to start the P/E/R controller.

The erase operation is initiated on the rising edge of Write Enable, $\overline{\mathrm{W}}$, after the Confirm command is issued. The P/E/R controller handles block erase and implements the verify process.

During the block erase operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored.
Once the program operation has completed, the P/E/R controller bit SR6 is set to ' 1 ' and the Ready/Busy signal goes High. If the operation completes successfully, the write status bit $\mathrm{I} / \mathrm{O} 0$ is ' 0 ', otherwise it is set to ' 1 ' (refer to Section 6.5: Read status register).

Figure 8. Block erase operation


### 6.1.4 Copy-back program

The copy-back program with read for copy-back operation is configured to quickly and efficiently rewrite data stored in one page without data reloading when the bit error is not in data stored.

Since the time-consuming re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly-assigned free block. The copy-back operation is a sequential execution of read for copy-back and copy back program with the destination page address. A read operation with a 35h command in the address of the source page moves the entire 4224 bytes into the internal data buffer. When the device returns to the ready state ( $\mathrm{R} \overline{\mathrm{B}}$ High), optional readout of data is allowed by pulsing $\overline{\mathrm{R}}$ to check ECC (see Figure 10: Copy back program operation (with readout of data)). The next bus write cycle of the command is given to input the target page address.
The actual programming operation begins after the Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the $\mathrm{R} \overline{\mathrm{B}}$ output, or the status bit (I/O6) of the status register. When the copy back program is complete, the write status bit (l/O0) can be checked. The command register remains in read status command mode until another valid command is written to the command register. During the copy back program, data modification is possible using Random Data Input command (85h) as shown in Figure 11: Copy back program operation with random data input.

The copy back program operation is only allowed within the same memory plane.
Figure 9. Copy back program operation (without readout of data)


Figure 10. Copy back program operation (with readout of data)


Figure 11. Copy back program operation with random data input


### 6.2 Multiplane operations

### 6.2.1 Multiplane page read

The multiplane page read operation is an extension of a page read operation for a single plane. Since the device is equipped with two memory planes, a read of two pages (one for each plane) is enabled by activating two sets of 4224-byte page registers (one for each plane). The multiplane page read operation is initiated by repeating twice the command 60 h , followed by 3 -address cycles, and then by one 30h Read Confirm command (only 3-address cycles are needed because the multiplane page read operation addresses the whole page starting form the first byte). In this case only the same page of the same block can be selected from each plane.

After the Read Confirm command (30h) the 8448 bytes of data within the selected two pages are transferred into the data registers in a time of $\mathrm{t}_{\mathrm{BLBH} 1}$. The system controller can detect the completion of data transfer ( $t_{B L B H 1}$ ) by monitoring the output of the $R \bar{B}$ pin.
Once the data is loaded into the data registers, the data of first plane must be read by issuing the command 00 h with 5 address cycles (all 00h), the command 05h with a 2column address, the command E0h, and then by toggling Read Enable, $\bar{R}$. If the 2 -column address is 00 h , then the read output starts from the beginning of the page, otherwise the data output starts from selected column for random data output (see Figure 12: Multiplane page read operation with random data output).

The data of the second plane must be read using the following command sequence: command 00h with 5 address cycles (all 00h except A20 = High), command 05h with a 2column address, E0h, and then toggling Read Enable, $\bar{R}$. If the 2 -column address is 00 h , then the read output starts from the beginning of the page, otherwise the data output starts from selected column for random data output.

To execute multiple random data outputs within the same 2 selected pages, the command sequence is: command 00 h with 5 address cycles, command 05 h with a 2 -column address, and finally E0h. In 5 address cycles A 20 = Low allows random read in the first plane page, while $\mathrm{A} 20=$ High allows random read in the second plane page (Figure 12: Multiplane page read operation with random data output).

Restrictions and details about the multiplane page read operation are shown in Figure 12: Multiplane page read operation with random data output. The multiplane page read operation must be used in the block that has been programmed with multiplane page program.

Figure 12. Multiplane page read operation with random data output


1. A31 is only used for 16 -Gbit devices.

### 6.2.2 Multiplane page program

The devices support multiplane page program, that allows the programming of two pages in parallel, one in each plane.
A multiplane page program operation requires two steps:

1. The first step loads serially up to two pages of data (8448 bytes) into the data buffer. It requires:

- One clock cycle to set up the Page Program command (see Section : Sequential input)
- Five bus write cycles to input the first page address and data. The address of the first page must be within the first plane (A20 = Low)
- One bus write cycle to issue the page program confirm code. After this the device is busy for a time of $\mathrm{t}_{\text {BLBH5 }}$
- When the device returns to the ready state (ready/busy high), a multiplane page program setup code must be issued, followed by the second page address ( 5 write cycles) and data. The address of the second page must be within the second plane (A20 = High), and A19 to A13 must be the address bits loaded during the first address insertion

2. The second step programs, in parallel, the two pages of data loaded into the data buffer into the appropriate memory pages. It is started by issuing a Program Confirm command.

As for standard page program operations, the device supports random data input during both data loading phases.

Once the multiplane page program operation has started, maintaining a delay of $\mathrm{t}_{\text {BLBH55 }}$, the status register can be read using the Read Status Register command.
If the first or second page program fails, the fail bit of the status register is set: the device supports a pass/fail status of each plane (I/O0: total; I/O1: first plane; I/O2: second plane).

Figure 13. Multiplane page program operation


1. No command between 11 h and 81 h is permitted except 70 h and FFh.
2. A31 is only used for 16 -Gbit devices.

### 6.2.3 Multiplane erase

The multiplane erase operation allows the erasure of two blocks in parallel, one in each plane (refer to Figure 14: Multiplane erase operation for details of the sequence).

The Block Erase Setup command (60h) must be issued two times, each time followed by the 1st and 2nd block address cycles, respectively (3 cycles for each time). As for block erase operation, the Erase Confirm command (DOh) makes this operation start. No dummy busy time is required between the first and second block address cycles insertion.
Address limitation required for a multiplane program applies also to multiplane erase. The operation progress can also be checked as for multiplane program operation.

If the first or second block erase fails, the fail bit of the status register is set: the device supports a pass/fail status of each plane (I/O0: total; I/O1: first plane; I/O2: second plane).

Figure 14. Multiplane erase operation


### 6.2.4 Multiplane copy back program

The two-plane copy back program operation is an extension of the copy back program operation for a single plane with 4224-byte page registers. As for the single plane copy back, a multiplane read operation with ' 35 h ' command (multiplane read for copy back) and the address of the source pages moves the whole 4224-byte of each page into the internal data buffer of each plane. Since the device is equipped with two memory planes, activating the two sets of 4224-byte page registers enables a simultaneous programming of two pages. Figure 15: Multiplane copy back program operation and Figure 16: Multiplane copy back program operation with random data input show the details of the command sequence for the multiplane copy back operation in standard operation mode. Figure 17 to 20 show the new multiplane copy back program flows introduced to reduce the buffer size (8 Kbytes) required by the host to perform the multiplane copy back program operation. The sequences of data out followed by data input for each plane can be performed an indefinite number of times, depending on the buffer size used by the host. Figure 17 shows the sequence when the host is equipped with a 4-Kbyte buffer size, while Figure 20 shows the sequence when the host is equipped with a 2-kbyte buffer size.

Figure 15. Multiplane copy back program operation


1. A31 is only used for 16-Gbit devices.

Figure 16. Multiplane copy back program operation with random data input


1. A31 is only used for 16 -Gbit devices.

Figure 17. Multiplane copy back operation sequence


Figure 18. Multiplane copy back operation flow


Figure 19. New multiplane copy back operation sequence


Figure 20. New multiplane copy back operation flow


### 6.3 2-Kbyte page backward compatibility

### 6.3.1 Page program with 2-Kbyte page compatibility

A special page program operation is provided for 2-Kbyte compatibility, as shown in Figure 21: Page program with 2-Kbyte page compatibility.

Figure 21. Page program with 2-Kbyte page compatibility


1. Any command between 11 h and 80 h is not allowed, except $70 \mathrm{~h} / \mathrm{F} 1 \mathrm{~h}$ and FFh .
2. A31 is only used for 16 -Gbit devices.

### 6.3.2 Copy back program with 2-Kbyte page compatibility

A special copy back program operation is provided for 2-Kbyte page compatibility as shown in Figure 22: Copy back program with 2-Kbyte page compatibility and Figure 23: Copy back program with 2-Kbyte page compatibility and random data input.

Figure 22. Copy back program with 2-Kbyte page compatibility


1. Copy back program operation is allowed only within the same memory plane.
2. On the same plane, it is not allowed to operate a copy-back program from an odd address page (source page) to an even address page (target page) or from an even address page (source page) to an odd address page (target page). Therefore, the copy-back program is permitted only between odd address pages or even address pages.
3. Any command between 11 h and 85 h is not allowed, except $70 \mathrm{~h} / \mathrm{F} 1 \mathrm{~h}$ and FFh .
4. A31 is only used for 16 -Gbit devices.

Figure 23. Copy back program with 2-Kbyte page compatibility and random data input


1. Copy back program operation is allowed only within the same memory plane.
2. On the same plane, it is not allowed to operate a copy-back program from an odd address page (source page) to an even address page (target page) or from an even address page (source page) to an odd address page (target page). Therefore, the copy-back program is permitted only between odd address pages or even address pages.
3. Any command between 11 h and 85 h is not allowed, except $70 \mathrm{~h} / \mathrm{F} 1 \mathrm{~h}$ and FFh.
4. A31 is only used for 16 -Gbit devices.

### 6.4 Reset

The Reset command reset the command interface and status register. If the Reset command is issued during any operation, the operation is aborted. If it is a program or erase operation that is being aborted, the contents of the memory locations being modified are no longer valid as the data is partially programmed or erased.
If the device has already been reset, then the new Reset command is not accepted.
The Ready/Busy signal goes Low for $t_{B L B H 4}$ after the Reset command is issued. The value of $t_{B L B H 4}$ depends on the operation that the device was performing when the command was issued. Refer to Table 22: AC characteristics for operations for the values.

### 6.5 Read status register

The device contains a status register that provides information on the current or previous program or erase operation. The various bits in the status register convey information and errors on the operation.

The status register is read by issuing the Read Status Register command. The status register information is present on the output data bus (I/O0-l/O7) on the falling edge of Chip Enable, or Read Enable, whichever occurs last. When several memories are connected in a system, the use of Chip Enable and Read Enable signals allows the system to poll each device separately, even when the Ready/Busy pins are common-wired. It is not necessary to toggle the Chip Enable or Read Enable signals to update the contents of the status register.

After the Read Status Register command has been issued, the device remains in read status register mode until another command is issued. Therefore, if a Read Status Register command is issued during a random read cycle a new read command must be issued to continue with a page read operation.

Refer to Table 9 which summarizes status register bits and should be read in conjunction with the following text descriptions.

Table 9. Status register bits

| I/O | Page program <br> (SP/DP) | Block erase <br> (SD/DP) | Page read | Definition |
| :---: | :---: | :---: | :---: | :--- |
| 0 | Pass/fail | Pass/fail | NA | Pass: '0', Fail: '1' |
| 1 | Plane 0: pass/fail | Plane 0 Pass/fail | NA | Plane 0: Pass: '0', Fail: '1' |
| 2 | Plane 1: pass/fail | Plane 1 Pass/fail | NA | Plane 1: Pass: '0', Fail: '1' |
| 3 | NA | NA | NA | - |
| 4 | NA | NA | NA | - |
| 5 | Ready/busy | Ready/busy | Ready/busy | Busy: '0'; Ready:'1' |
| 6 | Ready/busy | Ready/busy | Ready/busy | Busy: '0', Ready: '1' |
| 7 | Write protect | Write protect | Write protect | Protected: '0', Not protected: '1' |

### 6.5.1 Write protection bit (SR7)

The write protection bit can identify if the device is protected or not. If the write protection bit is set to ' 1 ' the device is not protected and program or erase operations are allowed. If the write protection bit is set to ' 0 ' the device is protected and program or erase operations are not allowed.

### 6.5.2 P/E/R controller bit (SR6)

Status register bit SR6 acts as a P/E/R controller bit, which indicates whether the P/E/R controller is active or inactive. When the P/E/R controller bit is set to ' 0 ', the $P / E / R$ controller is active (device is busy); when the bit is set to ' 1 ', the P/E/R controller is inactive (device is ready).

### 6.5.3 Error bit (SRO)

The error bit identifies if any errors have been detected by the P/E/R controller. The error bit is set to ' 1 ' when a program or erase operation has failed to write the correct data to the memory. If the error bit is set to ' 0 ', the operation has completed successfully.

### 6.6 Read electronic signature

The device contains a manufacturer code and device code. The following three steps are required to read these codes:

1. One bus write cycle to issue the Read Electronic Signature command (90h)
2. One bus write cycle to input the address (00h)
3. Four bus read cycles to sequentially output the data (as shown in Table 11: Electronic signature).

Table 10. Device identifier codes

| Device identifier cycle | Description |
| :---: | :---: |
| 1st | Manufacturer code |
| 2nd | Device identifier |
| 3rd | Internal chip number, cell type, etc. |
| 4 th | Page size, block size, spare size organization |
| 5th | Multiplane information |

Table 11. Electronic signature

| Part number | Byte/word 1 | Byte/word 2 | Byte 3 <br> (see Table 12) | Byte 4 <br> (see Table 13) | Byte 5 <br> (see Table 14) |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Manufacturer <br> code | Device code |  | B6h | 34 h |
| NAND08GW3D2A | 20 h | D3h | 14 h | B6h | 44 h |
| NAND16GW3D2A | 20 h | D5h | 14 h |  |  |

Table 12. Electronic signature byte 3

| 1/0 | Definition | Value | Description |
| :---: | :---: | :---: | :---: |
| I/O1-I/O0 | Die/package | $\begin{array}{ll} 0 & 0 \\ 0 & 1 \\ 10 \\ 1 & 0 \end{array}$ | $\begin{aligned} & 1 \\ & 2 \\ & 4 \\ & 8 \end{aligned}$ |
| I/O3-I/O2 | Cell type | $\begin{array}{ll} 0 & 0 \\ 0 & 1 \\ 10 \\ 1 & 1 \end{array}$ | 2-level cell <br> 4-level cell <br> 8 -level cell <br> 16-level cell |
| I/O5-I/O4 | Number of simultaneously programmed pages | $\begin{aligned} & 00 \\ & 0 \\ & 0 \\ & 10 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 4 \\ & 8 \end{aligned}$ |
| I/O6 | Interleaved programming between multiple devices | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Not supported Supported |
| I/O7 | Write cache | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Not supported Supported |

Table 13. Electronic signature byte 4

| I/O | Definition | Value | Description |
| :---: | :---: | :---: | :---: |
| I/O1-I/O0 | Page size | 00 | 1 Kbyte |
|  | (without spare area) | 01 | 2 Kbytes |
|  |  | 10 | 4 Kbytes |
| I/O2 | Spare area size | 8 Kbytes |  |
|  | 0 | 8 |  |
|  |  | 1 | 16 |
| I/O7, I/O3 | Serial access time | 00 | 50 ns |
|  |  | 01 | 30 ns |
|  |  | 10 | 25 ns |
|  |  | 11 | Reserved |
| Block size | 00 | 64 Kbytes |  |
|  | (without spare area) | 10 | 128 Kbytes |
|  |  | 11 | 256 Kbytes |
| I/O6 | Organization | 0 | 512 Kbytes |

Table 14. Electronic signature byte 5

| 1/0 | Definition | Value | Description |
| :---: | :---: | :---: | :---: |
| 1/01-1/00 | Reserved | 00 |  |
| I/O3-1/O2 | Plane number | $\begin{array}{ll} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 0 \\ 1 & 1 \end{array}$ | 1 plane <br> 2 planes <br> 4 planes <br> 8 planes |
| I/O6- I/O4 | Plane size <br> (without redundant area) | $\begin{array}{lll} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$ | 512 Mbits <br> 1 Gbit <br> 2 Gbits <br> 4 Gbits <br> 8 Gbits <br> Reserved <br> Reserved <br> Reserved |
| 1/07 | Reserved | 0 |  |

## 7 Data protection

The device has hardware features to protect against spurious program and erase operations. An internal voltage detector disables all functions whenever $V_{D D}$ is below the $\mathrm{V}_{\text {LKO }}$ threshold. It is recommended to keep $\overline{\mathrm{WP}}$ at $\mathrm{V}_{\mathrm{IL}}$ during power-up and power-down.
In the $\mathrm{V}_{\mathrm{DD}}$ range from $\mathrm{V}_{\mathrm{LKO}}$ to the lower limit of nominal range, the $\overline{\mathrm{WP}}$ pin should be kept Low ( $\mathrm{V}_{\mathrm{IL}}$ ) to guarantee hardware protection during power transitions, as shown in Figure 24.

Figure 24. Data protection


## 8 Write protect operation

Erase and program operations are automatically reset when $\overline{W P}$ goes Low ( $t_{v L W H}=100 \mathrm{~ns}$ ). Erase and program operations are enabled and disabled as shown in Figure 25, Figure 26, Figure 27, and Figure 28.

If $\overline{W P}$ goes Low after the device has gone busy, the internal reset is executed and program/erase operation exits. The device becomes ready again after the internal reset sequence is executed. To avoid any corruption of stored data, WP must not go Low after the Confirm command. Any partial program/erase operation may modify stored data not only in the current page but also in the paired page, according to Table 8: Paired page address information.

Figure 25. Program enable waveform


Figure 26. Program disable waveform


Figure 27. Erase enable waveform


Figure 28. Erase disable waveform


## 9 Software algorithms

This section provides information on the software algorithms that Numonyx recommends implementing to manage the bad blocks and extend the lifetime of the NAND device.
NAND flash memories are programmed and erased by Fowler-Nordheim tunneling using high voltage. Exposing the device to high voltage for extended periods can cause the oxide layer to be damaged. For this reason, the number of program and erase cycles is limited (see Table 16: Program and erase times and program erase endurance cycles for value). To extend the number of program and erase cycles and to increase data retention, it is recommended to implement garbage collection and wear-leveling while the implementation of error correction code algorithms is mandatory.

To help integrate a NAND memory into an application, Numonyx can provide a full range of software solutions: file system, sector manager, drivers, and code management.

Contact the nearest Numonyx sales office or visit www.numonyx.com for more details.

### 9.1 Bad block management

Devices with bad blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A bad block does not affect the
performance of valid blocks because it is isolated from the bit line and common source line by a select transistor.
The devices are supplied with all the locations inside valid blocks erased (FFh). The bad block information is written prior to shipping. Any block, where the 1 st byte in the spare area of the last page, does not contain FFh, is a bad block.

The bad block information must be read before any erase is attempted as the bad block Information may be erased. For the system to be able to recognize the bad blocks based on the original information it is recommended to create a bad block table following the flowchart shown in Figure 29: Bad block management flowchart.

### 9.2 NAND flash memory failure modes

The NAND08GW3D2A and NAND16GW3D2A may contain bad blocks, where the reliability of blocks that contain one or more invalid bits is not guaranteed. Additional bad blocks may develop during the lifetime of the devices.
To implement a highly reliable system, all the possible failure modes must be considered:

- Program/erase failure
in this case, the block has to be replaced by copying the data to a valid block. These additional bad blocks can be identified as attempts to program or erase them and give errors in the status register.
Because the failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block. The Copy Back Program command can be used to copy the data to a valid block. See Figure 7: Random data input during sequential data input for more details.
- Read failure
in this case, ECC correction must be implemented. To efficiently use the memory space, it is recommended to recover single-bit errors in read by ECC, without replacing the whole block.

Refer to Table 15 for the procedure to follow if an error occurs during an operation.
Table 15. Block failure

| Operation | Procedure |
| :---: | :---: |
| Erase | Block replacement |
| Program | Block replacement or ECC (with 4 bits $/ 528$ bytes) |
| Read | ECC (with 4 bits/528 bytes) |

Figure 29. Bad block management flowchart


### 9.3 Garbage collection

When a data page needs to be modified, it is faster to write to the first available page and mark the previous page as invalid. After several updates it is necessary to remove invalid pages to free some memory space.
To free this memory space and allow further program operations, it is recommended to implement a garbage collection algorithm. In a garbage collection software the valid pages are copied into a free area and the block containing the invalid pages is erased (see Figure 30).

Figure 30. Garbage collection
Old area

### 9.4 Wear-leveling algorithm

For write-intensive applications, it is recommended to implement a wear-leveling algorithm to monitor and spread the number of write cycles per block.

In memories that do not use a wear-leveling algorithm, not all blocks get used at the same rate. The wear-leveling algorithm ensures that equal use is made of all the available write cycles for each block.

There are two wear-leveling levels:

1. First level wear-leveling, where new data is programmed to the free blocks that have had the fewest write cycles
2. Second level wear-leveling, where long-lived data is copied to another block so that the original block can be used for more frequently changed data.

The second level wear-leveling is triggered when the difference between the maximum and the minimum number of write cycles per block reaches a specific threshold.

### 9.5 Hardware simulation models

### 9.5.1 Behavioral simulation models

Denali software corporation models are platform-independent functional models designed to assist customers in performing entire system simulations (typical VHDL/Verilog). These models describe the logic behavior and timings of NAND flash devices, and, therefore, allow software to be developed before hardware.

### 9.5.2 IBIS simulations models

I/O buffer information specification (IBIS) models describe the behavior of the I/O buffers and electrical characteristics of flash devices.

These models provide information such as AC characteristics, rise/fall times, and package mechanical data, all of which are measured or simulated at voltage and temperature ranges wider than those allowed by target specifications.

IBIS models are used to simulate PCB connections and can be used to resolve compatibility issues when upgrading devices. They can be imported into SPICETOOLS.

## 10 Program and erase times and endurance cycles

Table 16 shows the program and erase times and the number of program/erase cycles per block.

Table 16. Program and erase times and program erase endurance cycles

| Parameters | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Page program time |  | 800 | 2,000 | $\mu \mathrm{~s}$ |
| Block erase time |  | 2.5 | 10 | ms |
| Program/erase cycles (per block (with ECC) | 10,000 |  |  | cycles |
| Data retention | 10 |  |  | years |
| Number of partial program cycles (NOP) within the <br> same page (main array or spare array) |  |  | 1 | cycle |

## 11 Maximum ratings

Stressing the device above the ratings listed in Table 17: Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 17. Absolute maximum ratings

| Symbol | Parameter |  | Value |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  | Min | $\mathbf{M a x}$ |  |
|  |  |  |  |  |
| $\mathrm{T}_{\mathrm{BIAS}}$ | Temperature under bias | -50 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{IO}}{ }^{(1)}$ | Input or output voltage | -0.6 | 4.6 | V |
| $\mathrm{~V}_{\mathrm{DD}}$ | Supply voltage | -0.6 | 4.6 | V |

1. Minimum voltage may undershoot to -2 V for less than 20 ns during transitions on input and $\mathrm{I} / \mathrm{O}$ pins. Maximum voltage may overshoot to $\mathrm{V}_{\mathrm{DD}}+2 \mathrm{~V}$ for less than 20 ns during transitions on I/O pins.

## 12 DC and AC parameters

This section summarizes the operating and measurement conditions as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristics tables are derived from tests performed under the measurement conditions summarized in Table 18: Operating and AC measurement conditions. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 18. Operating and AC measurement conditions

| $\quad$ Parameter | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | 2.7 | 3.6 | V |
| Ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Load capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)\left(1\right.$ TTL GATE and $\left.\mathrm{C}_{\mathrm{L}}\right)$ | 50 |  | pF |
| Input pulses voltages | 0 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| Input and output timing ref. voltages | 1.5 |  | V |
| Output circuit resistor $\mathrm{R}_{\mathrm{ref}}$ | 8.35 |  | $\mathrm{k} \Omega$ |
| Input rise and fall times | 5 |  | ns |

Table 19. Capacitance ${ }^{(1)}$

| Symbol | Parameter | Test condition | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 10 | pF |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/output <br> capacitance | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 10 | pF |

[^0]Table 20．DC characteristics

| Symbol | Parameter |  | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD} 1}$ | Operating current | Sequential read | $t_{\text {RLRL }}$ minimum $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}$ | － | 15 | 30 | mA |
| $\mathrm{I}_{\mathrm{DD} 2}$ |  | Program | － | － | 15 | 30 | mA |
| $\mathrm{I}_{\mathrm{DD} 3}$ |  | Erase | － | － | 15 | 30 | mA |
| IDD4 | Standby current（TTL） |  | $\mathrm{E}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{WP}}=0 / \mathrm{V}_{\mathrm{DD}}$ |  |  | 1 | mA |
| $I_{\text {DD5 }}$ | Standby current（CMOS） |  | $\begin{aligned} & \overline{\mathrm{E}}=\mathrm{V}_{\mathrm{DD}}-0.2, \\ & \overline{\mathrm{WP}}=0 / V_{\mathrm{DD}} \end{aligned}$ | － | 10 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage current |  | $\mathrm{V}_{\text {IN }}=0$ to 3.6 V | － | － | $\pm 10$ | $\mu \mathrm{A}$ |
| lo | Output leakage current |  | $\mathrm{V}_{\text {OUT }}=0$ to 3.6 V | － | － | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | － | $0.8 \times \mathrm{V}_{\mathrm{DD}}$ | － | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  | － | －0．3 | － | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage level |  | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 | － | － | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage level |  | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ | － | － | 0.4 | V |
| $\mathrm{I}_{\mathrm{OL}}(\mathrm{R} \overline{\mathrm{B}})$ | Output low current（R⿹丁口⿹丁口） |  | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 8 | 10 |  | mA |
| $\mathrm{V}_{\text {LKO }}$ | $V_{D D}$ supply voltage（erase and program lockout） |  | － | － | － | 2 | V |

Table 21．AC characteristics for command，address，data input

| Symbol | Alt．symbol | Parameter |  |  | Value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ALLWH }}$ | $\mathrm{t}_{\text {ALS }}$ | Address Latch Low to Write Enable High | AL setup time | Min | 12 | ns |
| $\mathrm{t}_{\text {ALHWH }}$ |  | Address Latch High to Write Enable High |  |  |  |  |
| $\mathrm{t}_{\text {CLHWH }}$ | $\mathrm{t}_{\text {CLS }}$ | Command Latch High to Write Enable High | CL setup time | Min | 12 | ns |
| $\mathrm{t}_{\text {CLLW }}$ |  | Command Latch Low to Write Enable High |  |  |  |  |
| $t_{\text {DVWH }}$ | $t_{\text {DS }}$ | Data Valid to Write Enable High | Data setup time | Min | 12 | ns |
| $\mathrm{t}_{\text {ELW }}$ | $\mathrm{t}_{\mathrm{CS}}$ | Chip Enable Low to Write Enable High | $\overline{\mathrm{E}}$ setup time | Min | 20 | ns |
| $t_{\text {WHALH }}$ | $\mathrm{t}_{\mathrm{ALH}}$ | Write Enable High to Address Latch High | AL hold time | Min | 5 | ns |
| $\mathrm{t}_{\text {WHALL }}$ |  | Write Enable High to Address Latch Low |  |  |  |  |
| $\mathrm{t}_{\text {WHCLH }}$ | ${ }_{\text {t }}$ LH | Write Enable High to Command Latch High | CL hold time | Min | 5 | ns |
| ${ }^{\text {twhCLL }}$ |  | Write Enable High to Command Latch Low |  |  |  |  |
| $t_{\text {WHDX }}$ | $t_{\text {DH }}$ | Write Enable High to Data Transition | Data hold time | Min | 5 | ns |
| ${ }^{\text {twHEH }}$ | $\mathrm{t}_{\mathrm{CH}}$ | Write Enable High to Chip Enable High | $\bar{E}$ hold time | Min | 5 | ns |
| $\mathrm{t}_{\text {WHWL }}$ | $\mathrm{t}_{\text {WH }}$ | Write Enable High to Write Enable Low | $\overline{\mathrm{W}}$ High hold time | Min | 10 | ns |
| $t_{\text {WLWH }}$ | $\mathrm{t}_{\text {WP }}$ | Write Enable Low to Write Enable High | $\bar{W}$ pulse width | Min | 12 | ns |
| $t_{\text {WLWL }}$ | $t_{\text {wc }}$ | Write Enable Low to Write Enable Low | Write cycle time | Min | 25 | ns |
| $\mathrm{t}_{\text {RHWL }}$ | $t_{\text {RHW }}$ | Read Enable High to Write Enable Low |  | Min | 100 | ns |

Table 22. AC characteristics for operations

| Symbol | Alt. symbol | Parameter |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {ALLRL1 }}$ | $\mathrm{t}_{\text {AR }}$ | Address Latch Low to Read Enable Low | Read electronic signature | 10 |  |  | ns |
| $\mathrm{t}_{\text {ALLRL2 }}$ |  |  | Read cycle | 10 |  |  | ns |
| $t_{\text {BHRL }}$ | $\mathrm{t}_{\mathrm{RR}}$ | Ready/Busy High to Read Enable Low |  | 20 |  |  | ns |
| $\mathrm{t}_{\text {BLBH1 }}$ | $\mathrm{t}_{\mathrm{R}}$ | Ready/Busy Low to Ready/Busy High | Read busy time |  |  | 60 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BLBH2 }}$ | $\mathrm{t}_{\text {PROG }}$ |  | Program busy time |  |  | 2000 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BLEBH3 }}$ | $t_{\text {bers }}$ |  | Erase busy time |  |  | 10 | ms |
| $\mathrm{t}_{\text {BLBH4 }}$ | $t_{\text {RST }}$ | Reset busy time, during ready |  |  |  | 5 | $\mu \mathrm{s}$ |
|  |  | Reset busy time, during read |  |  |  | 20 | $\mu \mathrm{s}$ |
|  |  | Reset busy time, during program |  |  |  | 20 | $\mu \mathrm{s}$ |
|  |  | Reset busy time, during erase |  |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BLBH5 }}$ | ${ }^{\text {t }}$ CBSY | Dummy busy time for multiplane operations |  |  | 1 | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CLLRL }}$ | $\mathrm{t}_{\text {CLR }}$ | Command Latch Low to Read Enable Low |  | 10 |  |  | ns |
| $\mathrm{t}_{\text {DZRL }}$ | $\mathrm{t}_{\mathrm{R}}$ | Data Hi-Z to Read Enable Low |  | 0 |  |  | ns |
| $t_{\text {EHQZ }}$ | $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Enable High to Output Hi-Z |  |  |  | 50 | ns |
| telqV | $\mathrm{t}_{\text {CEA }}$ | Chip Enable Low to Output Valid |  |  |  | 25 | ns |
| $\mathrm{t}_{\text {RHRL }}$ | $\mathrm{t}_{\text {REH }}$ | Read Enable High to Read Enable Low | Read Enable High hold time | 10 |  |  | ns |
| $t_{\text {EHQX }}$ | $\mathrm{t}_{\mathrm{COH}}$ | Chip Enable High to Output Hold |  | 15 |  |  | ns |
| $\mathrm{t}_{\text {RHQX }}$ | $\mathrm{t}_{\text {RHOH }}$ | Read Enable High to Output Hold |  | 15 |  |  | ns |
| $t_{\text {RLQX }}$ | $\mathrm{t}_{\text {RLOH }}$ | Read Enable Low to Output Hold (EDO mode) |  | 5 |  |  | ns |
| $\mathrm{t}_{\text {RHQZ }}$ | $\mathrm{t}_{\mathrm{RHZ}}$ | Read Enable High to Output Hi-Z |  |  |  | 100 | ns |
| $\mathrm{t}_{\text {RLRH }}$ | $\mathrm{t}_{\mathrm{RP}}$ | Read Enable Low to Read Enable High | Read Enable pulse width | 12 |  |  | ns |
| $\mathrm{t}_{\text {RLRL }}$ | $\mathrm{t}_{\mathrm{RC}}$ | Read Enable Low to Read Enable Low | Read cycle time | 25 |  |  | ns |
| $t_{\text {RLQV }}$ | $t_{\text {REA }}$ | Read Enable Low to Output Valid | Read Enable access time |  |  | 20 | ns |
|  |  |  | Read ES access time ${ }^{(1)}$ |  |  |  |  |
| $\mathrm{t}_{\text {WHBL }}$ | $\mathrm{t}_{\text {WB }}$ | Write Enable High to Ready/Busy Low |  |  |  | 100 | ns |
| ${ }^{\text {twhr }}$ | $\mathrm{t}_{\text {WHR }}$ | Write Enable High to Read Enable Low |  | 80 |  |  | ns |
| $\mathrm{t}_{\text {WHWH }}{ }^{(2)}$ | $\mathrm{t}_{\text {ADL }}$ | Last address latched on data loading time during program operations |  | 70 |  |  | ns |
| $\mathrm{t}_{\mathrm{VHWH}}{ }^{(3)}$ | ${ }^{\text {tww }}$ | Write protection time |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{VLWH}}{ }^{(3)}$ |  |  |  | 100 |  |  | ns |

1. $E S=$ electronic signature.
2. $\mathrm{t}_{\text {wншн }}$ is the delay from Write Enable rising edge during the final address cycle to Write Enable rising edge during the first data cycle.
3. $\overline{\mathrm{WP}}$ High to $\overline{\mathrm{W}}$ High during program/erase enable operations or $\overline{\mathrm{WP}}$ Low to $\overline{\mathrm{W}}$ High during program/erase disable operations.

Figure 31. Command latch AC waveforms


Figure 32. Address latch AC waveforms


Figure 33. Data input latch AC waveforms


Figure 34. Sequential data output after read AC waveforms


1. CL and AL are Low, $\mathrm{V}_{\mathrm{IL}}$, and $\overline{\mathrm{W}}$ is High, $\mathrm{V}_{\mathrm{IH}}$.
2. $\mathrm{t}_{\text {RHQX }}$ is applicable for frequencies lower than 33 MHz (for instance, $\mathrm{t}_{\text {RLRL }}$ lower than 30 ns ).
3. $\mathrm{t}_{\text {RLQX }}$ is applicable for frequencies higher than 33 MHz (for instance, $\mathrm{t}_{\text {RLRL }}$ lower than 30 ns ).

Figure 35. Read status register AC waveforms


Figure 36. Read electronic signature AC waveforms


[^1]Figure 37. Page read operation AC waveforms


Figure 38. Page program AC waveforms


Figure 39. Block erase AC waveforms


Figure 40. Reset AC waveforms


### 12.1 Ready/Busy signal electrical characteristics

Figure 42, Figure 41 and Figure 43 show the electrical characteristics for the Ready/Busy signal. The value required for the resistor $R_{P}$ can be calculated using the following equation:

$$
\mathrm{R}_{\mathrm{P}} \min =\frac{\left(\mathrm{V}_{\mathrm{DDmax}}-\mathrm{V}_{\mathrm{OLmax}}\right)}{\mathrm{I}_{\mathrm{OL}}{ }^{+} \mathrm{I}_{\mathrm{L}}}
$$

So,

$$
\mathrm{R}_{\mathrm{P}} \min =\frac{3.2 \mathrm{~V}}{8 \mathrm{~mA}^{+} \mathrm{I}_{\mathrm{L}}}
$$

where $I_{L}$ is the sum of the input currents of all the devices tied to the Ready/Busy signal. $R_{P}$ max is determined by the maximum value of $t_{r}$.

Figure 41. Ready/Busy AC waveform


Figure 42. Ready/Busy load circuit


Figure 43. Resistor value versus waveform timings for Ready/Busy signal


1. $\mathrm{T}=25^{\circ} \mathrm{C}$.

## 13 Package mechanical

To meet environmental requirements, Numonyx offers these devices in RoHS compliant packages, which have a lead-free second-level interconnect. The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

RoHS compliant specifications are available at www.numonyx.com.
Figure 44. TSOP48-48 lead plastic thin small outline, $12 \times 20 \mathrm{~mm}$, package outline


1. Drawing is not to scale.

Table 23. TSOP48-48 lead plastic thin small outline, $12 \times 20 \mathrm{~mm}$, package mechanical data

| Symbol | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ | Min | Max | Typ | Min | Max |
| A |  |  | 1.20 |  |  | 0.047 |
| A1 | 0.10 | 0.05 | 0.15 | 0.004 | 0.002 | 0.006 |
| A2 | 1.00 | 0.95 | 1.05 | 0.039 | 0.037 | 0.041 |
| B | 0.22 | 0.17 | 0.27 | 0.009 | 0.007 | 0.011 |
| C |  | 0.10 | 0.21 |  | 0.004 | 0.008 |
| CP |  |  | 0.08 |  |  | 0.003 |
| D1 | 12.00 | 11.90 | 12.10 | 0.472 | 0.468 | 0.476 |
| E | 20.00 | 19.80 | 20.20 | 0.787 | 0.779 | 0.795 |
| E1 | 18.40 | 18.30 | 18.50 | 0.724 | 0.720 | 0.728 |
| e | 0.50 | - | - | 0.020 | - |  |
| L | 0.60 | 0.50 | 0.70 | 0.024 | 0.020 | 0.028 |
| L1 | 0.80 |  |  | 0.031 |  |  |
| a | $3^{\circ}$ | $0^{\circ}$ | $5^{\circ}$ | $3^{\circ}$ | $0^{\circ}$ | $5^{\circ}$ |

## 14 Ordering information

Table 24. Ordering information scheme

$\mathrm{E}=$ RoHS compliant package, standard packing
$\mathrm{F}=$ RoHS compliant package, tape and reel packing

Note: $\quad$ Devices are shipped from the factory with the memory content bits, in valid blocks, erased to '1'. For further information on any aspect of this device, please contact your nearest Numonyx sales office.

## 15 Revision history

Table 25. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 14-May-2008 | 1 | Initial release. |
| 28-May-2008 | 2 | Removed the NAND32GW3D4A root part number troughout the document. <br> Modified Figure 12: Multiplane page read operation with random data output and Figure 37: Page read operation AC waveforms. Added: Figure 10: Copy back program operation (with readout of data), Section Figure 16.: Multiplane copy back program operation with random data input and Section 6.3.2: Copy back program with 2-Kbyte page compatibility. <br> Document reformatted. |
| 09-Jul-2008 | 3 | Modified: density of spare area - on page 1, Table 14: Electronic signature byte 5, Figure 12: Multiplane page read operation with random data output, Figure 15: Multiplane copy back program operation, Section 3.9: VDD supply voltage, and Section 6.2.4: Multiplane copy back program. <br> Added Figure 16: Multiplane copy back program operation with random data input. |
| 07-Aug-2008 | 4 | Modified Section 6.2.4: Multiplane copy back program. <br> Added: root part number NAND08GW3D2A, Figure 17: Multiplane copy back operation sequence, Figure 18: Multiplane copy back operation flow, Figure 19: New multiplane copy back operation sequence, and Figure 20: New multiplane copy back operation flow. |
| 23-Oct-2008 | 5 | Added $\mathrm{t}_{\text {RHwL }}$ in Figure 5: Random data output, Figure 12: Multiplane page read operation with random data output, and Table 21: AC characteristics for command, address, data input. <br> Added twhRL in Figure 36: Read electronic signature AC waveforms and Figure 37: Page read operation AC waveforms. <br> Removed the temperature range $1=0$ to $70^{\circ} \mathrm{C}$ from Table 18: Operating and AC measurement conditions and Table 24: Ordering information scheme. |
| 05-Nov-2008 | 6 | Modified Figure 12: Multiplane page read operation with random data output and Figure 37: Page read operation AC waveforms. |
| 23-Jan-2009 | 7 | Added security features - on page 1 and in Section 1: Description. Modified Figure 22: Copy back program with 2-Kbyte page compatibility, Figure 41: Ready/Busy AC waveform, and Figure 43: Resistor value versus waveform timings for Ready/Busy signal. Removed references to ECOPACK packages throughout the document. |

## Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX ${ }^{T M}$ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.
Numonyx may make changes to specifications and product descriptions at any time, without notice.
Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.
Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.


[^0]:    1. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$. $\mathrm{C}_{\mathbb{I N}}$ and $\mathrm{C}_{/ / \mathrm{O}}$ are not $100 \%$ tested.
[^1]:    1. Refer to Table 11 for the values of the manufacturer and device codes, and to Table 12, Table 13, and Table 14 for the information contained in byte 3, byte 4, and byte 5 .
