8-Bit Bus-Compatible Latches

The MC14598B is an 8-bit latch addressed with an external binary address. The 8 latch-outputs are high drive, three-state and bus line compatible. The drive capability allows direct applications with MPU systems such as the Motorola 6800 family.

The latches of the MC14598B are accessed via the Address pins, A0, A1, and A2.

All 8 outputs from the latches are available in parallel when $\overline{\text{Enable}}$ is in the low state. Data is entered into a selected latch from the Data pin when the Strobe is high. Master reset is available on both parts.

Features

- Serial Data Input
- Three-State Bus Compatible Parallel Outputs
- Three–State Control Pin (Enable) TTL Compatible Input
- Open Drain Full Flag (Multiple Latch Wire–O Ring)
- Master Reset
- Level Shifting Inputs on All Except Enable
- Diode Protection All Inputs
- Supply Voltage Range 3.0 Vdc to 18 Vdc
- Capable of Driving TTL Over Rated Temperature Range With Fanout as Follows: 1 TTL Load
 - 4 LSTTL Loads

• Pb–Free Package is Available*

MAXIMUM RATINGS (Voltages Referenced to VSS)

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	V _{DD}	-0.5 to +18.0	V
Input Voltage Range, enable (DC or Transient)	V _{in}	–0.5 to V _{DD} +0.5	V
Input Voltage Range, all Other Inputs (DC or Transient)	V _{in}	–0.5 to V _{DD} +12	V
Output Voltage Range, (DC or Transient)	V _{out}	–0.5 to V _{DD} +0.5	V
Input or Output Current (DC or Transient) per Pin	I _{in} , I _{out}	±10	mA
Power Dissipation per Package (Note 1)	PD	500	mW
Ambient Temperature Range	T _A	-55 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Lead Temperature (8–Second Soldering)	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating: Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2006 June, 2006 – Rev. 6



ON Semiconductor®

http://onsemi.com



PDIP-18 P SUFFIX CASE 707

MARKING DIAGRAM



A = Assembly Location

```
WL = Wafer Lot
```

```
YY = Year
```

- WW = Work Week
- G = Pb-Free Package

OUTPUT TRUTH TABLE

Enable Outputs					
1 High Impedance					
0 D _n					
$D_n = $ State of nth latch					

NC = NO CONNECTION

ORDERING INFORMATION

Device	Package	Shipping
MC14598BCP	PDIP-18	20 Units/Rail
MC14598BCPG	PDIP-18 (Pb-Free)	20 Units/Rail


This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} \leq (V_{in} or V_{out}) \leq V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

BLOCK DIAGRAM

PIN ASSIGNMENT

D0 [1•	18	V _{DD}
RESET [2	17	D1
DATA [3	16	D D2
	4	15] D3
NC [5	14	D D4
STROBE [6	13] D5
A0 [7	12] D6
A1 [8	11	D7
v _{ss} [9	10	A2



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				- 5	5°C		25°C		125	5°C	
Characteristic		Symbol	V _{DD} Vdc	Min	Мах	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage (Note 3), Enable ($V_O = 4.5 \text{ or } 0.5 \text{ Vdc}$) ($V_O = 9.0 \text{ or } 1.0 \text{ Vdc}$) ($V_O = 13.5 \text{ or } 1.5 \text{ Vdc}$)	"0" Level	V _{IL}	5.0 10 15		0.8 1.6 2.4	_ _ _	1.1 2.2 3.4	0.8 1.6 2.4		0.8 1.6 2.4	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	2.0 6.0 10		2.0 6.0 10	1.9 3.1 4.3	_ _ _	2.0 6.0 10		Vdc
Input Voltage Other Inputs $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	_ _ _	Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\overline{\text{Full}} - \text{Sink Only}) \\ (\text{V}_{\text{OH}} = 4.6 \text{ Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \text{ Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \text{ Vdc}) \end{array}$	Source	I _{OH}	5.0 10 1 5	-1.0 - -	- - -	-1.0 - -	-2.0 -6.0 -12	- - -	-1.0 - -	- - -	mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	I _{OL}	5.0 10 15	1.6 _ _	- - -	1.6 _ _	3.2 6.0 12	- - -	1.6 _ _	- - -	mAdc
Input Current		l _{in}	15	_	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
3–State Leakage Current		I _{TL}	15	_	±0.1	-	±0.00001	±0.1	-	±3.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Packa	ge)	I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current at an External Capacitance of 130 pF (Note 3		Ι _Τ	5.0 10			$I_{T} = (4$	2.0 μA/kHz) f 4.0 μA/kHz) f 6.0 μA/kHz) f	+ I _{DD}		·	μAdc

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


3. The formulas given are for the typical characteristics only at 25°C.

SWITCHING CHARACTERISTICS (Note 4) ($T_A = 25^{\circ}C$, $C_L = 130 \text{ pF} + 1 \text{ TTL Load}$)


				All Types		
Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 5)	Мах	Unit
Output Rise and Fall Time t_{TLH} , $t_{THL} = (0.5 \text{ ns/pF}) C_L + 35 \text{ ns}$ t_{TLH} , $t_{THL} = (0.2 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.16 \text{ ns/pF}) C_L + 20 \text{ ns}$	t _{TLH} , t _{THL}	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time Enable to Output	^t PLH ^{, t} PHL	5.0 10 15		160 125 100	320 250 200	ns
Strobe to Output		5.0 10 15	- - -	200 100 80	400 200 160	
Reset to Output		5.0 10 15	- - -	175 90 70	350 180 140	
Pulse Width Enable	t _{WH} , t _{WL}	5.0 10 15	320 240 160	160 120 80	- - -	ns
Strobe		5.0 10 15	200 100 80	100 50 40		
Increment		5.0 10 15	200 100 80	100 50 40		
Reset		5.0 10 15	300 160 100	150 80 50		
Setup Time Data	t _{su}	5.0 10 15	100 50 35	50 25 20	- - -	ns
Address		5.0 10 15	200 100 70	100 50 35		
Hold Time Data	t _h	5.0 10 15	100 50 35	50 25 20	- -	ns
Address		5.0 10 15	100 50 35	50 25 20		
Reset Removal Time	t _{rem}	5.0 10 15	20 20 20	- 25 - 15 - 10		ns

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14598B FUNCTION DIAGRAM



MC14598B TIMING DIAGRAM



*1.4 V with V_{DD} = 5.0 V

NOTES:

1. High-impedance output state (another device controls bus).

2. Output Load as for MC14597B.

LATCH TRUTH TABLE

Strobe	Reset	Address Latch	Other Latches
0	1	*	*
1	1	Data	*
Х	0	0	0

*= No change in state of latch


X = Don't care

-				
Increment	Enable	Reset	Address Counter	Full
~	Х	1	Count Up	-
	Х	1	No Change	-
X	1	0	Reset to Zero	Set to One
X	0	1	No Change	Set to One
x	1	1	lf at ADDRESS 7	To Zero on Falling Edge of STROBE

TRUTH TABLE FOR MC14597B

X = Don't care


TEST LOAD, ALL OUTPUTS



Circuit diagrams external to or containing Motorola products are included as a means of illustration only. Complete information sufficient for construction purposes may not be fully illustrated. Although the information herein has been carefully checked and is believed to be reliable. Motorola assumes no responsibility for inaccuracies. Information herein does not convey to the purchaser any license under the patent rights of Motorola or others. The information contained herein is for guidance only, with no warranty of any type, expressed or implied. Motorola reserves the right to make any changes to the information and the product(s) to which the information applies and to discontinue manufacture of the product(s) at any time.

PACKAGE DIMENSIONS

PDIP-18 CASE 707-02 ISSUE D



NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

DIMENSION B DOES NOT INCLUDE MOLD FLASH.
CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.875	0.915	22.22	23.24
В	0.240	0.260	6.10	6.60
С	0.140	0.180	3.56	4.57
D	0.014	0.022	0.36	0.56
F	0.050	0.070	1.27	1.78
G	0.100	BSC	2.54 BSC	
Н	0.040	0.060	1.02	1.52
J	0.008	0.012	0.20	0.30
Κ	0.115	0.135	2.92	3.43
L	0.300	BSC	7.62	BSC
М	0 °	15°	0 °	15°
Ν	0.020	0.040	0.51	1.02

ON Semiconductor and images are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees and in or for esale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative