

October 1991 Revised May 2000

SCAN18373T

Transparent Latch with 3-STATE Outputs

General Description

The SCAN18373T is a high speed, low-power transparent latch featuring separate data inputs organized into dual 9bit bytes with byte-oriented latch enable and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- Buffered active-low latch enable
- 3-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 32 mA/sink 64 mA
- \blacksquare Guaranteed to drive 50 Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP and HIGHZ instructions
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN1837TSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Device also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

	•			
		\bigcup		
TMS —	1		56	— TDI
A00 -	2		55	— AI _O
AOE ₁ —	3		54	- ALE
A01-	4		53	— AI ₁
A02 -	5		52	- Al ₂
GND —	6		51	— GND
A03 -	7		50	— AI ₃
A04 -	8		49	— AI₄
v _{cc} -	9		48	-v _{cc}
A05 -	10		47	— AI ₅
A0 ₆ —	11		46	— AI ₆
GND -	12		45	— GND
A07 -	13		44	— Al ₇
A08 -	14		43	— AI8
во _о —	15		42	— ві _о
во ₁ —	16		41	— ві ₁
GND —	17		40	— GND
во ₂ —	18		39	— BI ₂
во ₃ —	19		38	— ві _з
v _{cc} —	20		37	-v _{cc}
во ₄ —	21		36	— BI ₄
BO ₅ —	22		35	— ві ₅
GND —	23		34	— GND
во ₆ —	24		33	— ві ₆
во ₇ —	25		32	— ВІ ₇
BOE ₁ -	26		31	-BLE
во ₈ —	27		30	— ві _в
TDO —	28		29	— тск

Pin Descriptions

Pin Names	Description
AI ₍₀₋₈₎ , BI ₍₀₋₈₎ ALE, BLE	Data Inputs
ALE, BLE	Latch Enable Inputs
\overline{AOE}_1 , \overline{BOE}_1	3-STATE Output Enable Inputs
AO ₍₀₋₈₎ , BO ₍₀₋₈₎	3-STATE Latch Outputs

Truth Tables

	ΔΟ		
ALE	AOE ₁	AI ₍₀₋₈₎	AO ₍₀₋₈₎
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	AO_0

	Inputs					
BLE	BOE ₁	BI ₍₀₋₈₎	BO ₍₀₋₈₎			
Х	Н	X	Z			
Н	L	L	L			
Н	L	Н	Н			
L	L	X	BO_0			

H = HIGH Voltage Level
L = LOW Voltage Level

Z = High Impedance

AO₀ = Previous AO before H-to-L transition of ALE

BO₀ = Previous BO before H-to-L transition of BLE


© 2000 Fairchild Semiconductor Corporation

Functional Description

The SCAN18373T consists of two sets of nine D-type latches with 3-STATE standard outputs. When the Latch Enable (ALE or BLE) input is HIGH, data on the inputs (Al $_{(0-8)}$ or Bl $_{(0-8)}$) enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its input changes. When Latch Enable is LOW, the latches store the information that was present on


the inputs a set-up time preceding the HIGH-to-LOW transition of the Latch Enable. The 3-STATE standard outputs are controlled by the Output Enable $(\overline{AOE}_1$ or $\overline{BOE}_1)$ input. When Output Enable is LOW, the standard outputs are in the 2-state mode. When Output Enable is HIGH, the standard outputs are in the high impedance mode, but this does not interfere with entering new data into the latches.


Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Block Diagrams





Description of Boundary-Scan Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.


Bypass Register Scan Chain Definition Logic 0



The INSTRUCTION register is an eight-bit register which captures the value 00111101.


The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique


to the SCAN18373T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.




 $\text{MSB} \to \text{LSB}$

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGHZ
All Others	BYPASS







Description of Boundary-Scan Circuitry (Continued) Boundary-Scan Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type
4	I AOE ₁	3	Input	TYPE1	
40) ACP	54	Input	TYPE1	
39	AOE		Internal	TYPE2	Control
38	BOE ₁	26	Input	TYPE1	Signals
37	7 BCP	31	Input	TYPE1	
36	BOE		Internal	TYPE2	
35	5 Al ₀	55	Input	TYPE1	
34	I AI ₁	53	Input	TYPE1	
33	3 Al ₂	52	Input	TYPE1	
32	2 Al ₃	50	Input	TYPE1	
	I Al ₄	49	Input	TYPE1	A–in
) Al ₅	47	Input	TYPE1	
	9 AI ₆	46	Input	TYPE1	
	3 Al ₇	44	Input	TYPE1	
	7 Al ₈	43	Input	TYPE1	
26	6 BI ₀	42	Input	TYPE1	
25	5 BI ₁	41	Input	TYPE1	
24	I BI ₂	39	Input	TYPE1	
23	3 BI ₃	38	Input	TYPE1	
22	2 BI ₄	36	Input	TYPE1	B–in
2	I BI ₅	35	Input	TYPE1	
20) BI ₆	33	Input	TYPE1	
19	9 BI ₇	32	Input	TYPE1	
18	B BI ₈	30	Input	TYPE1	
17	7 AO ₀	2	Output	TYPE2	
16	S AO ₁	4	Output	TYPE2	
15	5 AO ₂	5	Output	TYPE2	
14	1 AO ₃	7	Output	TYPE2	
	3 AO ₄	8	Output	TYPE2	A-out
	2 AO ₅	10	Output	TYPE2	
	I AO ₆	11	Output	TYPE2	
) AO ₇	13	Output	TYPE2	
9	9 AO ₈	14	Output	TYPE2	
3	B BO ₀	15	Output	TYPE2	
7	7 BO ₁	16	Output	TYPE2	
6	BO ₂	18	Output	TYPE2	
	5 BO ₃	19	Output	TYPE2	
4	BO ₄	21	Output	TYPE2	B-out
	B BO ₅	22	Output	TYPE2	
	2 BO ₆	24	Output	TYPE2	
	I BO ₇	25	Output	TYPE2	
) BO ₈	27	Output	TYPE2	

Absolute Maximum Ratings(Note 1)

Supply Voltage (V $_{\rm CC}$) $$-0.5{\rm V}$ to +7.0{\rm V}$$ DC Input Diode Current (I $_{\rm IK}$)

DC Output Diode Current (I_{OK})

 $\begin{aligned} & \text{V}_{\text{O}} = -0.5 \text{V} & -20 \text{ mA} \\ & \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ & \text{DC Output Source/Sink Current (I}_{\text{O}}) & \pm 70 \text{ mA} \end{aligned}$

DC V_{CC} or Ground Current

Per Output Pin $\pm 70 \text{ mA}$

Junction Temperature

SSOP $+140^{\circ}\text{C}$ Storage Temperature -65°C to $+150^{\circ}\text{C}$

ESD (Min) 2000V

Recommended Operating Conditions

Supply Voltage (V_{CC})

 V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

0	Danier at an	V _{cc}	T _A =	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	0 1111
Symbol	Parameter	(V)	Тур	Guaranteed Limits		Units	Conditions
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} - 0.1V
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} - 0.1V
V _{ОН}	Minimum HIGH	4.5		3.15	3.15	V	I 50 A
	Output Voltage	5.5		4.15	4.15	V	$I_{OUT} = -50 \mu A$
	(Note 2)	4.5		2.4	2.4	V	$V_{IN} = V_{IL}$ or V_{IH}
		5.5		2.4	2.4	V	$I_{OH} = -32 \text{ mA}$
		4.5		2.4		V	$V_{IN} = V_{IL}$ or V_{IH}
		5.5		2.4		V	$I_{OH} = -24 \text{ mA}$
V _{OL}	Maximum LOW	4.5		0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5		0.1	0.1	V	1 _{OUT} = 50 μΑ
	(Note 2)	4.5		0.55	0.55	V	$V_{IN} = V_{IL}$ or V_{IH}
		5.5		0.55	0.55	V	$I_{OL} = 64 \text{ mA}$
		4.5		0.55		V	$V_{IN} = V_{IL}$ or V_{IH}
		5.5		0.55		V	$I_{OL} = 48 \text{ mA}$
IN	Maximum Input	5.5		±0.1	±1.0	μΑ	$V_1 = V_{CC}$, GND
	Leakage Current	3.3		±0.1	±1.0	μΛ	VI = VCC, GIAD
IN	Maximum Input	5.5		2.8	3.6	μΑ	$V_I = V_{CC}$
TDI, TMS	Leakage			-385	-385	μΑ	$V_I = GND$
	Minimum Input Leakage	5.5		-160	-160	μΑ	$V_I = GND$
OLD	Minimum Dynamic	5.5		94	94	mA	V _{OLD} = 0.8V Max
ОНО	Output Current (Note 3)			-40	-40	mA	V _{OHD} = 2.0V Min
l _{OZ}	Maximum Output	5.5		±0.5	±5.0	μА	V _I (OE) = V _{II} , V _{IH}
	Leakage Current	0.0		±0.0	±0.0	μι	· I (OE) - VIL, VIH
los	Output Short	5.5		-100	-100	mA	V _O = 0V
	Circuit Current	3.3		-100	-100	Min	o .
cc	Maximum Quiescent	5.5		16.0	88	μΑ	V _O = Open
	Supply Current						TDI, TMS = V_{CC}
		5.5		750	820	μΑ	V _O = Open
		1					TDI, $TMS = GND$

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC}	T _A = -	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Cymbol		(V)	Тур	Gua	ranteed Limits	Onito	Conditions
I _{CCt}	Maximum I _{CC} per Input	5.5		2.0	2.0	mA	$V_I = V_{CC} - 2.1V$
							$V_I = V_{CC} - 2.1V$
		5.5		2.15	2.15	mA	TDI/TMS Pin,
							Test One with the
							Other Floating

Note 2: All outputs loaded; thresholds associated with output under test.

Noise Specifications

Symbol	Parameter	V _{CC}	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	
Oyiliboi	i arameter	(V)	Тур	Guaran	teed Limits	Uiilla	
V _{OLP}	Maximum HIGH Output Noise	5.0	1.0	1.5		V	
	(Note 4)(Note 5)	5.0	1.0	1.5		•	
V _{OLV}	Minimum LOW Output Noise	5.0	-0.6	-1.2		V	
	(Note 4)(Note 5)	0.0	-0.0	1.2		•	
V _{OHP}	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5		V	
	(Note 5)(Note 6)	5.0	VOH + 1.0	VOH 1 1.0		•	
V _{OHV}	Minimum V _{CC} Droop	5.0 V _{OH} – 1.0	V 1.0	V _{OH} – 1.8		V	
	(Note 5)(Note 6)		VOH - 1.0		•		
V_{IHD}	Minimum HIGH Dynamic Input Voltage Level	5.5	1.6	2.0	2.0	V	
	(Note 6)(Note 7)	5.5	1.0			•	
V_{ILD}	Maximum LOW Dynamic Input Voltage Level	5.5	1.4	0.8	0.8	V	
	(Note 6)(Note 7)	5.5	1.4	5.0	0.6	٧	

Note 4: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

AC Electrical Characteristics

Normal Operation

		V _{CC} T _A = +25°C			T _A = -40°C to +85°C			
Symbol	Parameter	(V)	(V) $C_L = 50 \text{ pF}$			$C_L = 50 \text{ pF}$		Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation	5.0	2.5		9.0	2.5	9.8	no
t _{PHL}	Delay, D to Q		2.5		9.0	2.5	9.8	ns
t _{PLH} ,	Propagation	5.0	2.5		10.0	2.5	10.5	ns
t _{PHL}	Delay, LE to Q		2.5		10.5	2.5	11.3	115
t _{PLZ} ,	Disable Time	5.0	1.5		9.0	1.5	9.5	ns
t _{PHZ}			1.5		9.5	1.5	10.0	115
t _{PZL} ,	Enable Time	5.0	2.0		10.9	2.0	11.9	ns
t _{PZH}			2.0		9.0	2.0	9.7	115

Note 8: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

Note 6: Worst case package.

Note 7: Maximum number of data inputs (n) switching. (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (V_{ILD}).

AC Operating Requirements

Normal Operation

Symbol	Parameter	V _{CC} (V) (Note 9)	$T_A = +25$ °C $C_L = 50 \text{ pF}$ Guarantee	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ d Minimum	Units
t _S	Setup Time, H or L Data to LE	5.0	3.0	3.0	ns
t _H	Hold Time, H or L LE to Data	5.0	1.5	1.5	ns
t _W	LE Pulse Width	5.0	5.0	5.0	ns

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

AC Electrical Characteristics

Scan Test Operation

	Parameter	V _{CC}	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$T_A = -40$ °C to +85°C $C_L = 50$ pF		Units
Symbol		(V)						
		(Note 10)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	5.0	3.5		13.2	3.5	14.5	20
t _{PHL}	TCK to TDO		3.5		13.2	3.5	14.5	ns
t _{PLZ} ,	Disable Time	5.0	2.5		11.5	2.5	11.9	
t _{PHZ}	TCK to TDO		2.5		11.5	2.5	11.9	ns
t _{PZL} ,	Enable Time	5.0	3.0		14.5	3.0	15.8	
t _{PZH}	TCK to TDO		3.0		14.5	3.0	15.8	ns
t _{PLH} ,	Propagation Delay		5.0		18.0	5.0	19.8	
t _{PHL}	TCK to Data Out	5.0	5.0		18.0	5.0	19.8	ns
	during Update-DR State							
t _{PLH} ,	Propagation Delay		5.0		18.6	5.0	20.2	
t _{PHL}	TCK to Data Out	5.0	5.0		18.6	5.0	20.2	ns
	during Update-IR State							
t _{PLH} ,	Propagation Delay		5.5		19.9	5.5	21.5	
t _{PHL}	TCK to Data Out	5.0						ns
	during Test Logic	5.0	5.5		19.9	5.5	21.5	
	Reset State							
t _{PLZ} ,	Propagation Delay		4.0		16.4	4.0	18.2	
t _{PHZ}	TCK to Data Out	5.0	4.0		16.4	4.0	18.2	ns
	during Update-DR State							
t _{PLZ} ,	Propagation Delay		5.0		19.5	5.0	20.8	
t _{PHZ}	TCK to Data Out	5.0	5.0		19.5	5.0	20.8	ns
	during Update-IR State							
t _{PLZ} ,	Propagation Delay		5.0		19.9	5.0	21.5	
t _{PHZ}	TCK to Data Out	5.0						ns
	during Test Logic		5.0		19.9	5.0	21.5	
	Reset State							
t _{PZL} ,	Propagation Delay		5.0		18.9	5.0	20.9	
t _{PZH}	TCK to Data Out	5.0	5.0		18.9	5.0	20.9	ns
	during Update-DR State							
t _{PZL} ,	Propagation Delay		6.5		22.4	6.5	24.2	
t _{PZH}	TCK to Data Out	5.0	6.5		22.4	6.5	24.2	ns
	during Update-IR State							
t _{PZL} ,	Propagation Delay		7.0		23.8	7.0	25.7	
t _{PZH}	TCK to Data Out	5.0						ns
====	during Test Logic		7.0		23.8	7.0	25.7	
	Reset State							

Note 10: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note: All propagation delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements

		v _{cc}	$T_A = +25^{\circ}C$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$	$C_L = 50 pF$	
		(Note 11)	Guarante		
t _S	Setup Time,	5.0	3.0	3.0	ns
	Data to TCK (Note 12)	3.0	3.0	3.0	115
н	Hold Time,	5.0	4.5	4.5	ns
	TCK to Data (Note 12)	3.0	4.5	4.5	113
t _S	Setup Time, H or L	5.0	3.0	3.0	ns
	AOE ₁ , BOE ₁ to TCK (Note 13)	3.0	5.0	5.0	113
Н	Hold Time, H or L	5.0	4.5	4.5	no
	TCK to \overline{AOE}_1 , \overline{BOE}_1 (Note 13)	5.0	4.5	4.5	ns
S	Setup Time, H or L				
	Internal AOE, BOE,	5.0	3.0	3.0	ns
	to TCK (Note 14)				
t _H	Hold Time, H or L				
	TCK to Internal	5.0	3.0	3.0	ns
	AOE, BOE (Note 14)				
t _S	Setup Time	5.0	0.0	0.0	
	ALE, BLE (Note 15) to TCK	5.0	3.0	3.0	ns
t _H	Hold Time	5.0	3.5	3.5	
	TCK to ALE, BLE (Note 15)	5.0	3.5	3.5	ns
t _S	Setup Time, H or L	5.0	0.0	0.0	
	TMS to TCK	5.0	8.0	8.0	ns
t _H	Hold Time, H or L	5.0	0.0	0.0	
	TCK to TMS	5.0	2.0	2.0	ns
t _S	Setup Time, H or L	5.0	4.0	4.0	
	TDI to TCK	5.0	4.0	4.0	ns
t _H	Hold Time, H or L			4.5	
	TCK to TDI	5.0	4.5	4.5	ns
W	Pulse Width TCK	5.0			
	н		15.0	15.0	ns
	L		5.0	5.0	
f _{MAX}	Maximum TCK				
	Clock Frequency	5.0	25	25	MHz
Гри	Wait Time, Power Up to TCK	5.0	100	100	ns
Γ _{dn}	Power Down Delay	0.0	100	100	ms

Note 12: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.

Note 13: Timing pertains to BSR 38 and 41 only.

Note 14: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

Note 15: Timing pertains to BSR 37 and 40 only.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Extended AC Electrical Characteristics

Symbol	Parameter		$T_A = 25^{\circ}$ C $V_{CC} = 5.0$ V $C_L = 50$ pF 18 Outputs Switching (Note 16)			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 5.0\text{V } \pm 0.5\text{V}$ $C_L = 250 \text{ pF}$ (Note 17)	
		Min	Тур	Max	Min	Max	İ
t _{PLH}	Propagation Delay	3.0		12.0	4.0	13.5	ns
t _{PHL}	Latch Enable to Output	3.0		12.8	4.0	16.0	
t _{PLH}	Propagation Delay	3.0		11.5	4.0	13.0	ns
t _{PHL}	Data to Output	3.0		11.5	4.0	14.5	115
t _{PZH}	Output Enable Time	2.5		10.5	(Note 18)		ns
t_{PZL}		2.5		12.5			
t _{PHZ}	Output Disable Time	2.0		10.5	(Note 19)		ns
t_{PLZ}		2.0		10.5			
toshl	Pin to Pin Skew		0.5 1		1.0		ns
(Note 20)	HL Data to Output		0.5	1.0	1.0		IIS
t _{OSLH}	Pin to Pin Skew		0.5	0.5 1.0	0.5 1.0 1.0	1.0	ns
(Note 20)	LH Data to Output		0.0	1.0	1.0		113

Note 16: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 17: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.


Note 18: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 19: The Output Disable Time is dominated by the RC network (500 Ω , 250 pF) on the output and has been excluded from the datasheet.

Note 20: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.0	pF	V _{CC} = 5.0V
C _{OUT}	Output Pin Capacitance	13.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	34.0	pF	V _{CC} = 5.0V



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com