**Product data sheet** 

# 1. General description

The ISP1181B is a Universal Serial Bus (USB) peripheral controller that complies with *Universal Serial Bus Specification Rev. 2.0*, supporting data transfer at full-speed (12 Mbit/s). It provides full-speed USB communication capacity to microcontroller or microprocessor-based systems. The ISP1181B communicates with the system's microcontroller or microprocessor through a high-speed general-purpose parallel interface.

The ISP1181B supports fully autonomous, multi-configurable Direct Memory Access (DMA) operation.

The modular approach to implementing a USB peripheral controller allows the designer to select the optimum system microcontroller from the wide variety available. The ability to reuse existing architecture and firmware investments shortens development time, eliminates risks and reduces costs. The result is fast and efficient development of the most cost-effective USB peripheral solution.

The ISP1181B is ideally suited for application in many personal computer peripherals such as printers, communication devices, scanners, external mass storage (Zip drive) devices and digital still cameras. It offers an immediate cost reduction for applications that currently use SCSI implementations.

### 2. Features

- Complies with Universal Serial Bus Specification Rev. 2.0 and most Device Class specifications
- Supports data transfer at full-speed (12 Mbit/s)
- High performance USB peripheral controller with integrated Serial Interface Engine (SIE), FIFO memory, transceiver and 3.3 V voltage regulator
- High speed (11.1 Mbyte/s or 90 ns read/write cycle) parallel interface
- Fully autonomous and multi-configuration DMA operation
- Up to 14 programmable USB endpoints with 2 fixed control IN/OUT endpoints
- Integrated physical 2462 bytes of multi-configuration FIFO memory
- Endpoints with double buffering to increase throughput and ease real-time data transfer
- Seamless interface with most microcontrollers/microprocessors
- Bus-powered capability with low power consumption and low 'suspend' current
- 6 MHz crystal oscillator input with integrated PLL for low EMI
- Controllable LazyClock (100 kHz ± 50 %) output during 'suspend'
- Software controlled connection to the USB bus (Softconnect<sup>1</sup>)
- Good USB connection indicator that blinks with traffic (GoodLink²)





- Clock output with programmable frequency (up to 48 MHz)
- Complies with the ACPI, OnNow and USB power management requirements
- Internal power-on and low-voltage reset circuit, with possibility of a software reset
- Operation over the extended USB bus voltage range (4.0 V to 5.5 V) with 5 V tolerant I/O pads
- Operating temperature range –40 °C to +85 °C
- Full-scan design with high fault coverage
- Available in TSSOP48 and HVQFN48 packages.

# 3. Applications

- Personal Digital Assistant (PDA)
- Digital camera
- Communication device, for example:
  - Router
  - Modem
- Mass storage device, for example:
  - Zip drive
- Printer
- Scanner.

# 4. Ordering information


Table 1. Ordering information

Commercial product code	Package description	Packing	Minimum sellable quantity
ISP1181BDGGTM	TSSOP48; 48 leads; body width 6.1 mm	13 inch tape and reel non-dry pack	2000 pieces
ISP1181BBSUM	HVQFN48; 48 terminals; body $7 \times 7 \times 0.85$ mm	13 inch tape and reel dry pack	4000 pieces

Downloaded from Arrow.com.

<sup>1.</sup> Softconnect is a trademark of ST-Ericsson.

<sup>2.</sup> GoodLink is a trademark of ST-Ericsson.




4 of 68




### Full-speed USB peripheral controller

# **Pinning information**

### 6.1 Pinning





# 6.2 Pin description

Table 2. Pin description

Symbol[1]	Pin		Type	Description
	TSSOP48	HVQFN48		
$V_{CC}$	1	44	-	supply voltage (3.3 V or 5.0 V)
REGGND	2	45	-	voltage regulator ground supply
V <sub>reg(3.3)</sub>	3	46	-	regulated supply voltage (3.3 V $\pm$ 10 %) from internal regulator; used to connect decoupling capacitor and pull-up resistor on D+ line;
				<b>Remark:</b> Cannot be used to supply external devices.
D-	4	47	AI/O	USB D- connection (analog)
D+	5	48	AI/O	USB D+ connection (analog)
$V_{BUS}$	6	1	I	V <sub>BUS</sub> sensing input
GL	7	2	0	GoodLink LED indicator output (open-drain, 8 mA); the LED is default ON, blinks OFF upon USB traffic; to connect an LED use a series resistor of 470 $\Omega$ (V <sub>CC</sub> = 5.0 V) or 330 $\Omega$ (V <sub>CC</sub> = 3.3 V)
WAKEUP	8	3	I	wake-up input (edge triggered, LOW to HIGH); generates a remote wake-up from 'suspend' state
SUSPEND	9	4	0	'suspend' state indicator output (4 mA); used as power switch control output (active LOW) for powered-off application

CD00222684

**Product data sheet** 



Table 2. Pin description ...continued

Symbol[1]	Pin		Type	Description
	TSSOP48	HVQFN48		
ЕОТ	10	5	I	End-Of-Transfer input (programmable polarity, see <u>Table 21</u> ); used by the DMA controller to force the end of a DMA transfer to the ISP1181B
DREQ	11	6	0	DMA request output (4 mA; programmable polarity, see <u>Table 21</u> ); signals to the DMA controller that the ISP1181B wants to start a DMA transfer
DACK	12	7	I	DMA acknowledge input (programmable polarity, see <u>Table 21</u> ); used by the DMA controller to signal the start of a DMA transfer requested by the ISP1181B
TEST1	13	8	I	test input; this pin must be connected to $V_{CC}$ via an external 10 $k\Omega$ resistor
TEST2	14	9	I	test input; this pin must be connected to $V_{CC}$ via an external 10 $k\Omega$ resistor
INT	15	10	0	interrupt output; programmable polarity (active HIGH or LOW) and signalling (level or pulse); see Table 21
TEST3	16	11	0	test output; this pin is used for test purposes only
BUS_CONF0	17	12	I	bus configuration selector; see Table 3
BUS_CONF1	18	13	I	bus configuration selector; see Table 3
DATA15	19	14	I/O	bit 15 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA14	20	15	I/O	bit 14 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA13	21	16	I/O	bit 13 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA12	22	17	I/O	bit 12 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA11	23	18	I/O	bit 11 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA10	24	19	I/O	bit 10 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
GND	25	20	-	ground supply
V <sub>ref</sub>	26	21	-	I/O pin reference voltage (3.3 V); no connection if $V_{\rm CC}$ = 5.0 V
DATA9	27	22	I/O	bit 9 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA8	28	23	I/O	bit 8 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA7	29	24	I/O	bit 7 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA6	30	25	I/O	bit 6 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)

CD00222684

© ST-ERICSSON 2010. All rights reserved.



Table 2. Pin description ...continued

Symbol <sup>[1]</sup>	Pin		Type	Description
	TSSOP48	HVQFN48		
DATA5	31	26	I/O	bit 5 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA4	32	27	I/O	bit 4 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA3	33	28	I/O	bit 3 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA2	34	29	I/O	bit 2 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
DATA1	35	30	I/O	bit 1 of D[15:0]; bidirectional data line (slew-rate controlled output, 4 mA)
GND	36	31	-	ground supply
V <sub>CC(3.3)</sub>	37	32	-	supply voltage (3.0 V to 3.6 V); leave this pin unconnected when using $V_{CC}$ = 5.0 V
AD0	38	33	I/O	multiplexed bidirectional address and data line; represents address A0 or bit 0 of D[15:0] in conjunction with input ALE; level-sensitive input or slew-rate controlled output (4 mA)
				Address phase: a HIGH-to-LOW transition on input ALE latches the level on this pin as address A0 (1 = command, 0 = data)
				<b>Data phase</b> : during reading this pin outputs bit D[0]; during writing the level on this pin is latched as bit D[0]
A0	39	34	I	address input; selects command (A0 = 1) or data (A0 = 0); in a multiplexed address/data bus configuration this pin is not used and must be tied LOW (connect to GND)
RD	40	35	I	read strobe input
WR	41	36	I	write strobe input
ALE	42	37	I	address latch enable input; a HIGH-to-LOW transition latches the level on pin AD0 as address information in a multiplexed address/data bus configuration; must be tied LOW (connect to GND) for a separate address/data bus configuration
CS	43	38	I	chip select input
RESET	44	39	I	reset input (Schmitt trigger); a LOW level produces an asynchronous reset; connect to $V_{\text{CC}}$ for power-on reset (internal POR circuit)
CLKOUT	45	40	0	programmable clock output (2 mA)
GND	46	41	-	ground supply

CD00222684 © ST-ERICSSON 2010. All rights reserved.



Table 2. Pin description ...continued

Symbol <sup>[1]</sup>	Pin TSSOP48	HVQFN48	Туре	Description
XTAL2	47	42	0	crystal oscillator output (6 MHz); connect a fundamental parallel-resonant crystal; leave this pin open when using an external clock source on pin XTAL1
XTAL1	48	43	I	crystal oscillator input (6 MHz); connect a fundamental parallel-resonant crystal or an external clock source (leave pin XTAL2 unconnected)
GND	-	exposed die pad	Р	ground supply; down bonded to the exposed die pad (heat sink); to be connected to the DGND during the PCB layout

<sup>[1]</sup> Symbol names with an overscore (for example, NAME) represent active LOW signals.

# 7. Functional description

The ISP1181B is a full-speed USB peripheral controller with up to 14 configurable endpoints. It has a fast general-purpose parallel interface for communication with many types of microcontrollers or microprocessors. It supports different bus configurations (see Table 3) and local DMA transfers of up to 16 bytes per cycle. The block diagram is given in Figure 1.

The ISP1181B has 2462 bytes of internal FIFO memory, which is shared among the enabled USB endpoints. The type and FIFO size of each endpoint can be individually configured, depending on the required packet size. Isochronous and bulk endpoints are double-buffered for increased data throughput.

The ISP1181B requires a single supply voltage of 3.3 V or 5.0 V and has an internal 3.3 V voltage regulator for powering the analog USB transceiver. It supports bus-powered operation.

The ISP1181B operates on a 6 MHz oscillator frequency. A programmable clock output is available up to 48 MHz. During 'suspend' state the 100 kHz  $\pm$  50 % LazyClock frequency can be output.

### 7.1 Analog transceiver

The transceiver is compliant with the *Universal Serial Bus Specification Rev. 2.0 (full speed)*. It interfaces directly with the USB cable through external termination resistors.

#### 7.2 ST-Ericsson Serial Interface Engine (SIE)

The ST-Ericsson SIE implements the full USB protocol layer. It is completely hardwired for speed and needs no firmware intervention. The functions of this block include: synchronization pattern recognition, parallel/serial conversion, bit (de-)stuffing, CRC checking/generation, Packet IDentifier (PID) verification/generation, address recognition, handshake evaluation/generation.

### 7.3 Memory Management Unit (MMU) and integrated RAM

The MMU and the integrated RAM provide the conversion between the USB speed (12 Mbit/s bursts) and the parallel interface to the microcontroller (max. 12 Mbyte/s). This allows the microcontroller to read and write USB packets at its own speed.

#### 7.4 SoftConnect

The connection to the USB is accomplished by bringing D+ (for full-speed USB peripherals) HIGH through a 1.5 k $\Omega$  pull-up resistor. In the ISP1181B, the 1.5 k $\Omega$  pull-up resistor is integrated on-chip and is not connected to V<sub>CC</sub> by default. The connection is established by a command sent from the external/system microcontroller. This allows the system microcontroller to complete its initialization sequence before deciding to establish connection with the USB. Reinitialization of the USB connection can also be performed without disconnecting the cable.

The ISP1181B will check for USB  $V_{BUS}$  availability before the connection can be established.  $V_{BUS}$  sensing is provided through pin  $V_{BUS}$ .

CD00222684 © ST-ERICSSON 2010. All rights reserved

Downloaded from Arrow.com.

 $V_{BUS}$  sensing prevents the peripheral from wake-up when  $V_{BUS}$  is not present. Without  $V_{BUS}$  sensing, any activity or noise on (D+, D-) might wake up the peripheral. With  $V_{BUS}$  sensing, (D+, D-) is decoupled when no  $V_{BUS}$  is present. Therefore, even if there is noise on the (D+, D-) lines, it is not taken into account. This ensures that the peripheral remains in the suspend state.

**Remark:** Note that the tolerance of the internal resistors is 25 %. This is higher than the 5 % tolerance specified by the USB specification. However, the overall voltage specification for the connection can still be met with a good margin. The decision to make use of this feature lies with the USB equipment designer.

#### 7.5 GoodLink

Indication of a good USB connection is provided at pin  $\overline{GL}$  through GoodLink technology. During enumeration, the LED indicator will blink on momentarily. When the ISP1181B has been successfully enumerated (the peripheral address is set), the LED indicator will remain permanently on. Upon each successful packet transfer (with ACK) to and from the ISP1181B, the LED will blink off for 100 ms. During 'suspend' state, the LED will remain off.

This feature provides a user-friendly indication of the status of the USB peripheral, the connected hub, and the USB traffic. It is a useful field diagnostics tool for isolating faulty equipment. It can therefore help to reduce field support and hotline overhead.

### 7.6 Bit clock recovery

The bit clock recovery circuit recovers the clock from the incoming USB data stream using a 4 times over-sampling principle. It is able to track jitter and frequency drift as specified by the USB Specification Rev. 2.0.

### 7.7 Voltage regulator

A 5 V-to-3.3 V voltage regulator is integrated on-chip to supply the analog transceiver and internal logic. This voltage is available at pin  $V_{reg(3.3)}$  to supply an external 1.5 k $\Omega$  pull-up resistor on the D+ line. Alternatively, the ISP1181B provides SoftConnect technology via an integrated 1.5 k $\Omega$  pull-up resistor (see Section 7.4).

### 7.8 PLL clock multiplier

A 6 MHz to 48 MHz clock multiplier Phase-Locked Loop (PLL) is integrated on-chip. This allows for the use of a low-cost 6 MHz crystal, which also minimizes EMI. No external components are required for the operation of the PLL.

### 7.9 Parallel I/O (PIO) and Direct Memory Access (DMA) interface

A generic PIO interface is defined for speed and ease-of-use. It also allows direct interfacing to most microcontrollers. To a microcontroller, the ISP1181B appears as a memory device with an 8/16-bit data bus and a 1-bit address line. The ISP1181B supports both multiplexed and non-multiplexed address and data buses.

The ISP1181B can also be configured as a DMA slave device to allow more efficient data transfer. One of the 14 endpoint FIFOs may directly transfer data to/from the local shared memory. The DMA interface can be configured independently from the PIO interface.

CD00222684 © ST-ERICSSON 2010. All rights reserved.

Downloaded from Arrow.com.

# **Modes of operation**

The ISP1181B has four bus configuration modes, selected via pins BUS CONF1 and BUS CONF0:

Mode 0 16-bit I/O port shared with 16-bit DMA port

Mode 1 reserved

Mode 2 8-bit I/O port shared with 8-bit DMA port

Mode 3 reserved.

The bus configurations for each of these modes are given in Table 3. Typical interface circuits for each mode are given in Section 21.1.

**Bus configuration modes** Table 3.

Mode	BUS_CONI	F[1:0]	PIO width	DMA	width	Description
				DMAWD = 0	DMAWD = 1	
0	0	0	D[15:1], AD0	-	D[15:1], AD0	multiplexed address/data on pin AD0; bus is shared by 16-bit I/O port and 16-bit DMA port
1	0	1	reserved	reserved	reserved	reserved
2	1	0	D[7:1], AD0	D[7:1], AD0	-	multiplexed address/data on pin AD0; bus is shared by 8-bit I/O port and 8-bit DMA port
3	1	1	reserved	reserved	reserved	reserved

#### **Endpoint descriptions** 9.

Each USB peripheral is logically composed of several independent endpoints. An endpoint acts as a terminus of a communication flow between the host and the peripheral. At design time each endpoint is assigned a unique number (endpoint identifier, see Table 4). The combination of the peripheral address (given by the host during enumeration), the endpoint number and the transfer direction allows each endpoint to be uniquely referenced.

The ISP1181B has 16 endpoints: endpoint 0 (control IN and OUT) plus 14 configurable endpoints, which can be individually defined as interrupt/bulk/isochronous, IN or OUT. Each enabled endpoint has an associated FIFO, which can be accessed either via the parallel I/O interface or via DMA.

#### 9.1 Endpoint access

Table 4 lists the endpoint access modes and programmability. All endpoints support I/O mode access. Endpoints 1 to 14 also support DMA access. FIFO DMA access is selected and enabled via bits EPIDX[3:0] and DMAEN of the DMA Configuration Register. A detailed description of the DMA operation is given in Section 10.

CD00222684 Rev. 05 — 25 August 2010

Product data sheet

Table 4. **Endpoint access and programmability** 

	FIE 0 1 (1 4 )[41]				
Endpoint identifier	FIFO size (bytes)[1]	Double buffering	I/O mode access	DMA mode access	Endpoint type
0	64 (fixed)	no	yes	no	control OUT[2]
0	64 (fixed)	no	yes	no	control IN[2]
1	programmable	supported	supported	supported	programmable
2	programmable	supported	supported	supported	programmable
3	programmable	supported	supported	supported	programmable
4	programmable	supported	supported	supported	programmable
5	programmable	supported	supported	supported	programmable
6	programmable	supported	supported	supported	programmable
7	programmable	supported	supported	supported	programmable
8	programmable	supported	supported	supported	programmable
9	programmable	supported	supported	supported	programmable
10	programmable	supported	supported	supported	programmable
11	programmable	supported	supported	supported	programmable
12	programmable	supported	supported	supported	programmable
13	programmable	supported	supported	supported	programmable
14	programmable	supported	supported	supported	programmable

<sup>[1]</sup> The total amount of FIFO storage allocated to enabled endpoints must not exceed 2462 bytes.

### 9.2 Endpoint FIFO size

The size of the FIFO determines the maximum packet size that the hardware can support for a given endpoint. Only enabled endpoints are allocated space in the shared FIFO storage, disabled endpoints have zero bytes. Table 5 lists the programmable FIFO sizes.

The following bits in the Endpoint Configuration Register (ECR) affect FIFO allocation:

- Endpoint enable bit (FIFOEN)
- Size bits of an enabled endpoint (FFOSZ[3:0])
- Isochronous bit of an enabled endpoint (FFOISO).

Remark: Register changes that affect the allocation of the shared FIFO storage among endpoints must not be made while valid data is present in any FIFO of the enabled endpoints. Such changes will render all FIFO contents undefined.

IN: input for the USB host (ISP1181B transmits); OUT: output from the USB host (ISP1181B receives). The data flow direction is determined by bit EPDIR in the Endpoint Configuration Register.

13 of 68



### Full-speed USB peripheral controller

Table 5. **Programmable FIFO size** 

FFOSZ[3:0]	Non-isochronous	Isochronous
0000	8 bytes	16 bytes
0001	16 bytes	32 bytes
0010	32 bytes	48 bytes
0011	64 bytes	64 bytes
0100	reserved	96 bytes
0101	reserved	128 bytes
0110	reserved	160 bytes
0111	reserved	192 bytes
1000	reserved	256 bytes
1001	reserved	320 bytes
1010	reserved	384 bytes
1011	reserved	512 bytes
1100	reserved	640 bytes
1101	reserved	768 bytes
1110	reserved	896 bytes
1111	reserved	1023 bytes

Each programmable FIFO can be configured independently via its ECR, but the total physical size of all enabled endpoints (IN plus OUT) must not exceed 2462 bytes.

Table 6 shows an example of a configuration fitting in the maximum available space of 2462 bytes. The total number of logical bytes in the example is 1311. The physical storage capacity used for double buffering is managed by the peripheral hardware and is transparent to the user.

Table 6. **Memory configuration example** 

	,	•
Physical size (bytes)	Logical size (bytes)	Endpoint description
64	64	control IN (64 byte fixed)
64	64	control OUT (64 byte fixed)
2046	1023	double-buffered 1023-byte isochronous endpoint
16	16	16-byte interrupt OUT
16	16	16-byte interrupt IN
128	64	double-buffered 64-byte bulk OUT
128	64	double-buffered 64-byte bulk IN

### 9.3 Endpoint initialization

In response to the standard USB request, Set Interface, the firmware must program all 16 ECRs of the ISP1181B in sequence (see Table 4), whether the endpoints are enabled or not. The hardware will then automatically allocate FIFO storage space.

If all endpoints have been configured successfully, the firmware must return an empty packet to the control IN endpoint to acknowledge success to the host. If there are errors in the endpoint configuration, the firmware must stall the control IN endpoint.

When reset by hardware or via the USB bus, the ISP1181B disables all endpoints and clears all ECRs, except for the control endpoint which is fixed and always enabled.

Endpoint initialization can be done at any time; however, it is valid only after enumeration.

### 9.4 Endpoint I/O mode access

When an endpoint event occurs (a packet is transmitted or received), the associated endpoint interrupt bits (EPn) of the Interrupt Register (IR) will be set by the SIE. The firmware then responds to the interrupt and selects the endpoint for processing.

The endpoint interrupt bit will be cleared by reading the Endpoint Status Register (ESR). The ESR also contains information on the status of the endpoint buffer.

For an OUT (= receive) endpoint, the packet length and packet data can be read from ISP1181B using the Read Buffer command. When the whole packet has been read, the firmware sends a Clear Buffer command to enable the reception of new packets.

For an IN (= transmit) endpoint, the packet length and data to be sent can be written to ISP1181B using the Write Buffer command. When the whole packet has been written to the buffer, the firmware sends a Validate Buffer command to enable data transmission to the host.

### 9.5 Special actions on control endpoints

Control endpoints require special firmware actions. The arrival of a SETUP packet flushes the IN buffer and disables the Validate Buffer and Clear Buffer commands for the control IN and OUT endpoints. The microcontroller needs to re-enable these commands by sending an Acknowledge Setup command to both control endpoints.

This ensures that the last SETUP packet stays in the buffer and that no packets can be sent back to the host until the microcontroller has explicitly acknowledged that it has seen the SETUP packet.

Product data sheet

#### 10. DMA transfer

Direct Memory Access (DMA) is a method to transfer data from one location to another in a computer system, without intervention of the central processor (CPU). Many different implementations of DMA exist. The ISP1181B supports two methods:

- 8237 compatible mode: based on the DMA subsystem of the IBM personal computers (PC, AT and all its successors and clones); this architecture uses the Intel 8237 DMA controller and has separate address spaces for memory and I/O
- DACK-only mode: based on the DMA implementation in some embedded RISC processors, which has a single address space for both memory and I/O.

The ISP1181B supports DMA transfer for all 14 configurable endpoints (see <u>Table 4</u>). Only one endpoint at a time can be selected for DMA transfer. The DMA operation of the ISP1181B can be interleaved with normal I/O mode access to other endpoints.

The following features are supported:

- Single-cycle or burst transfers (up to 16 bytes per cycle)
- Programmable transfer direction (read or write)
- Multiple End-Of-Transfer (EOT) sources: external pin, internal conditions, short/empty packet
- Programmable signal levels on pins DREQ, DACK and EOT.

### 10.1 Selecting an endpoint for DMA transfer

The target endpoint for DMA access is selected via bits EPDIX[3:0] in the DMA Configuration Register, as shown in <u>Table 7</u>. The transfer direction (read or write) is automatically set by bit EPDIR in the associated ECR, to match the selected endpoint type (OUT endpoint: read; IN endpoint: write).

Asserting input DACK automatically selects the endpoint specified in the DMA Configuration Register, regardless of the current endpoint used for I/O mode access.

Table 7. Endpoint selection for DMA transfer

Endpoint	EPIDX[3:0]	Transfer	direction
identifier		EPDIR = 0	EPDIR = 1
1	0010	OUT: read	IN: write
2	0011	OUT: read	IN: write
3	0100	OUT: read	IN: write
4	0101	OUT: read	IN: write
5	0110	OUT: read	IN: write
6	0111	OUT: read	IN: write
7	1000	OUT: read	IN: write
8	1001	OUT: read	IN: write
9	1010	OUT: read	IN: write
10	1011	OUT: read	IN: write
11	1100	OUT: read	IN: write

CD00222684 © ST-ERICSSON 2010. All rights reserved.

**Endpoint selection for DMA transfer** ...continued Table 7.

Endpoint	EPIDX[3:0]	Transfer	direction
identifier		EPDIR = 0	EPDIR = 1
12	1101	OUT: read	IN: write
13	1110	OUT: read	IN: write
14	1111	OUT: read	IN: write

### 10.2 8237 compatible mode

The 8237 compatible DMA mode is selected by clearing bit DAKOLY in the Hardware Configuration Register (see Table 20). The pin functions for this mode are shown in Table 8.

Table 8. 8237 compatible mode: pin functions

Symbol	Description	I/O	Function
DREQ	DMA request	0	ISP1181B requests a DMA transfer
DACK	DMA acknowledge	I	DMA controller confirms the transfer
EOT	end of transfer	I	DMA controller terminates the transfer
RD	read strobe	I	instructs ISP1181B to put data on the bus
WR	write strobe	I	instructs ISP1181B to get data from the bus

The DMA subsystem of an IBM compatible PC is based on the Intel 8237 DMA controller. It operates as a 'fly-by' DMA controller: the data is not stored in the DMA controller, but it is transferred between an I/O port and a memory address. A typical example of ISP1181B in 8237 compatible DMA mode is given in Figure 4.

The 8237 has two control signals for each DMA channel: DREQ (DMA Request) and DACK (DMA Acknowledge). General control signals are HRQ (Hold Request) and HLDA (Hold Acknowledge). The bus operation is controlled via MEMR (Memory Read), MEMW (Memory Write), IOR (I/O read) and IOW (I/O write).




Fig 4. ISP1181B in 8237 compatible DMA mode.

CD00222684

Product data sheet

The following example shows the steps which occur in a typical DMA transfer:

- 1. ISP1181B receives a data packet in one of its endpoint FIFOs; the packet must be transferred to memory address 1234H.
- 2. ISP1181B asserts the DREQ signal requesting the 8237 for a DMA transfer.
- 3. The 8237 asks the CPU to release the bus by asserting the HRQ signal.
- 4. After completing the current instruction cycle, the CPU places the bus control signals (MEMR, MEMW, IOR and IOW) and the address lines in three-state and asserts HLDA to inform the 8237 that it has control of the bus.
- 5. The 8237 now sets its address lines to 1234H and activates the MEMW and IOR control signals.
- 6. The 8237 asserts DACK to inform the ISP1181B that it will start a DMA transfer.
- 7. The ISP1181B now places the byte or word to be transferred on the data bus lines, because its RD signal was asserted by the 8237.
- 8. The 8237 waits one DMA clock period and then de-asserts MEMW and IOR. This latches and stores the byte or word at the desired memory location. It also informs the ISP1181B that the data on the bus lines has been transferred.
- The ISP1181B de-asserts the DREQ signal to indicate to the 8237 that DMA is no longer needed. In Single cycle mode this is done after each byte or word, in Burst mode following the last transferred byte or word of the DMA cycle.
- 10. The 8237 de-asserts the DACK output indicating that the ISP1181B must stop placing data on the bus.
- 11. The 8237 places the bus control signals (MEMR, MEMW, IOR and IOW) and the address lines in three-state and de-asserts the HRQ signal, informing the CPU that it has released the bus.
- 12. The CPU acknowledges control of the bus by de-asserting HLDA. After activating the bus control lines (MEMR, MEMW, IOR and IOW) and the address lines, the CPU resumes the execution of instructions.

For a typical bulk transfer the above process is repeated 64 times, once for each byte. After each byte the address register in the DMA controller is incremented and the byte counter is decremented. When using 16-bit DMA, the number of transfers is 32 and address incrementing and byte counter decrementing is done by 2 for each word.

### 10.3 DACK-only mode

The DACK-only DMA mode is selected by setting bit DAKOLY in the Hardware Configuration Register (see <u>Table 20</u>). The pin functions for this mode are shown in <u>Table 9</u>. A typical example of ISP1181B in DACK-only DMA mode is given in <u>Figure 5</u>.


Table 9. DACK-only mode: pin functions

Symbol	Description	I/O	Function
DREQ	DMA request	0	ISP1181B requests a DMA transfer
DACK	DMA acknowledge	I	DMA controller confirms the transfer; also functions as data strobe
EOT	End-Of-Transfer	I	DMA controller terminates the transfer
RD	read strobe	I	not used
WR	write strobe	I	not used

CD00222684 © ST-ERICSSON 2010. All rights reserved.

Product data sheet

In DACK-only mode the ISP1181B uses the DACK signal as data strobe. Input signals  $\overline{RD}$  and  $\overline{WR}$  are ignored. This mode is used in CPU systems that have a single address space for memory and I/O access. Such systems have no separate  $\overline{MEMW}$  and  $\overline{MEMR}$  signals: the  $\overline{RD}$  and  $\overline{WR}$  signals are also used as memory data strobes.



#### 10.4 End-Of-Transfer conditions

### 10.4.1 Bulk endpoints

A DMA transfer to/from a bulk endpoint can be terminated by any of the following conditions (bit names refer to the DMA Configuration Register, see Table 24):

- An external End-Of-Transfer signal occurs on input EOT
- The DMA transfer completes as programmed in the DMA Counter register (CNTREN = 1)
- A short packet is received on an enabled OUT endpoint (SHORTP = 1)
- DMA operation is disabled by clearing bit DMAEN.

#### **10.4.1.1 External EOT**

When reading from an OUT endpoint, an external EOT will stop the DMA operation and **clear any remaining data** in the current FIFO. For a double- buffered endpoint the other (inactive) buffer is not affected.

When writing to an IN endpoint, an EOT will stop the DMA operation and the data packet in the FIFO (even if it is smaller than the maximum packet size) will be sent to the USB host at the next IN token.

#### 10.4.1.2 DMA Counter Register

An EOT from the DMA Counter Register is enabled by setting bit CNTREN in the DMA Configuration Register. The ISP1181B has a 16-bit DMA Counter Register, which specifies the number of bytes to be transferred. When DMA is enabled (DMAEN = 1), the internal DMA counter is loaded with the value from the DMA Counter Register. When the internal counter completes the transfer as programmed in the DMA counter, an EOT condition is generated and the DMA operation stops.

CD00222684 © ST-ERICSSON 2010. All rights reserved.

Downloaded from Arrow.com.

### 10.4.1.3 Short packet

Normally, the transfer byte count must be set via a control endpoint before any DMA transfer takes place. When a short packet has been enabled as EOT indicator (SHORTP = 1), the transfer size is determined by the presence of a short packet in the data. This mechanism permits the use of a fully autonomous data transfer protocol.

When reading from an OUT endpoint, reception of a short packet at an OUT token will stop the DMA operation after transferring the data bytes of this packet.

Table 10. Summary of EOT conditions for a bulk endpoint

EOT condition	OUT endpoint	IN endpoint
EOT input	EOT is active	EOT is active
DMA Counter Register	transfer completes as programmed in the DMA Counter register	transfer completes as programmed in the DMA Counter register
Short packet	short packet is received and transferred	counter reaches zero in the middle of the buffer
DMAEN bit in DMA Configuration Register	DMAEN = 0[1]	DMAEN = 0[1]

<sup>[1]</sup> The DMA transfer stops. However, no interrupt is generated.

#### 10.4.2 Isochronous endpoints

A DMA transfer to/from an isochronous endpoint can be terminated by any of the following conditions (bit names refer to the DMA Configuration Register, see Table 24):

- An external End-Of-Transfer signal occurs on input EOT
- The DMA transfer completes as programmed in the DMA Counter register (CNTREN = 1)
- · An End-Of-Packet (EOP) signal is detected
- DMA operation is disabled by clearing bit DMAEN.

Table 11. Recommended EOT usage for isochronous endpoints

EOT condition	OUT endpoint	IN endpoint
EOT input active	do not use	preferred
DMA Counter Register zero	do not use	preferred
End-Of-Packet	preferred	do not use

20 of 68

Full-speed USB peripheral controller

## 11. Suspend and resume

### 11.1 Suspend conditions

The ISP1181B detects a USB suspend status when a constant idle state is present on the USB bus for more than 3 ms.


The bus-powered devices that are suspended must not consume more than 500  $\mu$ A of current. This is achieved by shutting down power to system components or supplying them with a reduced voltage.

The steps leading up to suspend status are as follows:

- On detecting a wake-up-to-suspend transition, the ISP1181B sets bit SUSPND in the Interrupt register. This will generate an interrupt if bit IESUSP in the Interrupt Enable register is set.
- 2. When the firmware detects a suspend condition, it must prepare all system components for the suspend state:
  - a. All signals connected to the ISP1181B must enter appropriate states to meet the power consumption requirements of the suspend state.
  - b. All input pins of the ISP1181B must have a CMOS LOW or HIGH level.
- 3. In the interrupt service routine, the firmware must check the current status of the USB bus. When bit BUSTATUS in the Interrupt register is logic 0, the USB bus has left the suspend mode and the process must be aborted. Otherwise, the next step can be executed.
- 4. To meet the suspend current requirements for a bus-powered device, the internal clocks must be switched off by clearing bit CLKRUN in the Hardware Configuration register.
- 5. When the firmware has set and cleared bit GOSUSP in the Mode register, the ISP1181B enters the suspend state. In powered-off application, the ISP1181B asserts output SUSPEND and switches off the internal clocks after 2 ms.

Figure 6 shows a typical timing diagram.






#### In Figure 6:

- A: indicates the point at which the USB bus enters the idle state.
- B: indicates resume condition, which can be a 20 ms K-state on the USB bus, a HIGH level on pin WAKEUP, or a LOW level on pin  $\overline{CS}$ .
- C: indicates remote wake-up. The ISP1181B will drive a K-state on the USB bus for 10 ms after pin WAKEUP goes HIGH or pin CS goes LOW.
- D: after detecting the suspend interrupt, set and clear bit GOSUSP in the Mode register.

### 11.1.1 Powered-off application

Figure 7 shows a typical bus-powered modem application using the ISP1181B. The SUSPEND output switches off power to the microcontroller and other external circuits during the suspend state. The ISP1181B is woken up through the USB bus (global resume) or by the ring detection circuit on the telephone line.

Product data sheet



#### 11.2 Resume conditions

A wake-up from the suspend state is initiated either by the USB host or by the application:

- **USB host**: drives a K-state on the USB bus (global resume)
- Application: remote wake-up through a HIGH level on input WAKEUP or a LOW level on input  $\overline{\text{CS}}$  (if enabled using bit WKUPCS in the Hardware Configuration register). Wake-up on  $\overline{CS}$  will work only if  $V_{BUS}$  is present.

The steps of a wake-up sequence are as follows:

- 1. The internal oscillator and the PLL multiplier are re-enabled. When stabilized, the clock signals are routed to all internal circuits of the ISP1181B.
- 2. The SUSPEND output is deasserted, and bit RESUME in the Interrupt register is set. This will generate an interrupt if bit IERESM in the Interrupt Enable register is set.
- 3. Maximum 15 ms after starting the wake-up sequence, the ISP1181B resumes its normal functionality.
- 4. In case of a remote wake-up, the ISP1181B drives a K-state on the USB bus for 10 ms.
- 5. Following the deassertion of output SUSPEND, the application restores itself and other system components to the normal operating mode.
- 6. After wake-up, the internal registers of the ISP1181B are write-protected to prevent corruption by inadvertent writing during power-up of external components. The firmware must send an Unlock Device command to the ISP1181B to restore its full functionality.

### 11.3 Control bits in suspend and resume

Table 12. Summary of control bits

Register	Bit	Function
Interrupt	SUSPND	a transition from awake to the suspend state was detected
	BUSTATUS	monitors USB bus status (logic 1 = suspend); used when interrupt is serviced
	RESUME	a transition from suspend to the resume state was detected
Interrupt Enable	IESUSP	enables output INT to signal the suspend state
	IERESM	enables output INT to signal the resume state

CD00222684 © ST-ERICSSON 2010. All rights reserved Rev. 05 - 25 August 2010



Table 12. Summary of control bits ...continued

Register	Bit	Function
Mode	SOFTCT	enables SoftConnect pull-up resistor to USB bus
	GOSUSP	a HIGH-to-LOW transition enables the suspend state
Hardware	EXTPUL	selects internal (SoftConnect) or external pull-up resistor
Configuration	WKUPCS	enables wake-up on LOW level of input CS
	PWROFF	selects powered-off mode during the suspend state
Unlock	all	sending data AA37H unlocks the internal registers for writing after a resume

# 12. Commands and registers

The functions and registers of ISP1181B are accessed via commands, which consist of a command code followed by optional data bytes (read or write action). An overview of the available commands and registers is given in Table 13.

A complete access consists of two phases:

- 1. **Command phase**: when address bit A0 = 1, the ISP1181B interprets the data on the lower byte of the bus bits D[7:0] as a command code. Commands without a data phase are executed immediately.
- Data phase (optional): when address bit A0 = 0, the ISP1181B transfers the data on the bus to or from a register or endpoint FIFO. Multi-byte registers are accessed least significant byte/word first.

The following applies for register or FIFO access in 16-bit bus mode:

- The upper byte (bits D15 to D8) in command phase or the undefined byte in data phase are ignored.
- The access of registers is word-aligned: byte access is not allowed.
- If the packet length is odd, the upper byte of the last word in an IN endpoint buffer is
  not transmitted to the host. When reading from an OUT endpoint buffer, the upper
  byte of the last word must be ignored by the firmware. The packet length is stored in
  the first 2 bytes of the endpoint buffer.

Table 13. Command and register summary

Name	Destination	Code (Hex)	Transaction[1]
Initialization commands			
Write Control OUT Configuration	Endpoint Configuration Register endpoint 0 OUT	20	write 1 byte[2]
Write Control IN Configuration	Endpoint Configuration Register endpoint 0 IN	21	write 1 byte <sup>[2]</sup>
Write Endpoint n Configuration (n = 1 to 14)	Endpoint Configuration Register endpoint 1 to 14	22 to 2F	write 1 byte <sup>[2][3]</sup>
Read Control OUT Configuration	Endpoint Configuration Register endpoint 0 OUT	30	read 1 byte <sup>[2]</sup>
Read Control IN Configuration	Endpoint Configuration Register endpoint 0 IN	31	read 1 byte <sup>[2]</sup>

CD00222684 © ST-ERICSSON 2010. All rights reserved.

24 of 68



# Full-speed USB peripheral controller

Table 13. Command and register summary ...continued

Name	Destination	Code (Hex)	Transaction[1]
Read Endpoint n Configuration (n = 1 to 14)	Endpoint Configuration Register endpoint 1 to 14	32 to 3F	read 1 byte <sup>[2]</sup>
Write/Read Device Address	Address Register	B6/B7	write/read 1 byte[2]
Write/Read Mode Register	Mode Register	B8/B9	write/read 1 byte[2]
Write/Read Hardware Configuration	Hardware Configuration Register	BA/BB	write/read 2 bytes
Write/Read Interrupt Enable Register	Interrupt Enable Register	C2/C3	write/read 4 bytes
Write/Read DMA Configuration	DMA Configuration Register	F0/F1	write/read 2 bytes
Write/Read DMA Counter	DMA Counter Register	F2/F3	write/read 2 bytes
Reset Device	resets all registers	F6	-
Data flow commands			
Write Control OUT Buffer	illegal: endpoint is read-only	(00)	-
Write Control IN Buffer	FIFO endpoint 0 IN	01	N ≤ 64 bytes
Write Endpoint n Buffer (n = 1 to 14)	FIFO endpoint 1 to 14 (IN endpoints only)	02 to 0F	isochronous: $N \le 1023$ bytes interrupt/bulk: $N \le 64$ bytes
Read Control OUT Buffer	FIFO endpoint 0 OUT	10	N ≤ 64 bytes
Read Control IN Buffer	illegal: endpoint is write-only	(11)	-
Read Endpoint n Buffer (n = 1 to 14)	FIFO endpoint 1 to 14 (OUT endpoints only)	12 to 1F	isochronous: $N \le 1023 \text{ bytes}^{[4]}$ interrupt/bulk: $N \le 64 \text{ bytes}$
Stall Control OUT Endpoint	Endpoint 0 OUT	40	-
Stall Control IN Endpoint	Endpoint 0 IN	41	-
Stall Endpoint n (n = 1 to 14)	Endpoint 1 to 14	42 to 4F	-
Read Control OUT Status	Endpoint Status Register endpoint 0 OUT	50	read 1 byte <sup>[2]</sup>
Read Control IN Status	Endpoint Status Register endpoint 0 IN	51	read 1 byte <sup>[2]</sup>
Read Endpoint n Status (n = 1 to 14)	Endpoint Status Register n endpoint 1 to 14	52 to 5F	read 1 byte <sup>[2]</sup>
Validate Control OUT Buffer	illegal: IN endpoints only[5]	(60)	-
Validate Control IN Buffer	FIFO endpoint 0 IN[5]	61	_ <u>[3]</u>
Validate Endpoint n Buffer (n = 1 to 14)	FIFO endpoint 1 to 14 (IN endpoints only)[5]	62 to 6F	<u>-[3]</u>
Clear Control OUT Buffer	FIFO endpoint 0 OUT	70	_ <u>[3]</u>
Clear Control IN Buffer	illegal[6]	(71)	-
Clear Endpoint n Buffer (n = 1 to 14)	FIFO endpoint 1 to 14 (OUT endpoints only)[6]	72 to 7F	[3]
Unstall Control OUT Endpoint	Endpoint 0 OUT	80	-
Unstall Control IN Endpoint	Endpoint 0 IN	81	-
Unstall Endpoint n (n = 1 to 14)	Endpoint 1 to 14	82 to 8F	-
Check Control OUT Status[7]	Endpoint Status Image Register endpoint 0 OUT	D0	read 1 byte <sup>[2]</sup>

CD00222684 © ST-ERICSSON 2010. All rights reserved. Rev. 05 — 25 August 2010

Table 13. Command and register summary ...continued

Name	Destination	Code (Hex)	Transaction[1]
Check Control IN Status[7]	Endpoint Status Image Register endpoint 0 IN	D1	read 1 byte <sup>[2]</sup>
Check Endpoint n Status $(n = 1 \text{ to } 14)^{\boxed{17}}$	Endpoint Status Image Register n endpoint 1 to 14	D2 to DF	read 1 byte <sup>[2]</sup>
Acknowledge Setup	Endpoint 0 IN and OUT	F4	_ <u>[3]</u>
General commands			
Read Control OUT Error Code	Error Code Register endpoint 0 OUT	A0	read 1 byte <sup>[2]</sup>
Read Control IN Error Code	Error Code Register endpoint 0 IN	A1	read 1 byte[2]
Read Endpoint n Error Code (n = 1 to 14)	Error Code Register endpoint 1 to 14	A2 to AF	read 1 byte <sup>[2]</sup>
Unlock Device	all registers with write access	B0	write 2 bytes
Write/Read Scratch Register	Scratch Register	B2/B3	write/read 2 bytes
Read Frame Number	Frame Number Register	B4	read 1 or 2 bytes
Read Chip ID	Chip ID Register	B5	read 2 bytes
Read Interrupt Register	Interrupt Register	C0	read 4 bytes

- [1] With N representing the number of bytes, the number of words for 16-bit bus width is: (N + 1) DIV 2.
- [2] When accessing an 8-bit register in 16-bit mode, the upper byte is invalid.
- [3] In 8-bit bus mode this command requires more time to complete than other commands. See Table 58.
- [4] During isochronous transfer in 16-bit mode, because N ≤ 1023, the firmware must take care of the upper byte.
- [5] Validating an OUT endpoint buffer causes unpredictable behavior of ISP1181B.
- [6] Clearing an IN endpoint buffer causes unpredictable behavior of ISP1181B.
- [7] Reads a copy of the Status Register: executing this command does not clear any status bits or interrupt bits.

#### 12.1 Initialization commands

Initialization commands are used during the enumeration process of the USB network. These commands are used to configure and enable the embedded endpoints. They also serve to set the USB assigned address of ISP1181B and to perform a device reset.

#### 12.1.1 Write/Read Endpoint Configuration

This command is used to access the Endpoint Configuration Register (ECR) of the target endpoint. It defines the endpoint type (isochronous or bulk/interrupt), direction (OUT/IN), FIFO size and buffering scheme. It also enables the endpoint FIFO. The register bit allocation is shown in Table 14. A bus reset will disable all endpoints.

The allocation of FIFO memory only takes place after **all** 16 endpoints have been configured in sequence (from endpoint 0 OUT to endpoint 14). Although the control endpoints have fixed configurations, they must be included in the initialization sequence and be configured with their default values (see <u>Table 4</u>). Automatic FIFO allocation starts when endpoint 14 has been configured.

**Remark:** If any change is made to an endpoint configuration which affects the allocated memory (size, enable/disable), the FIFO memory contents of **all** endpoints becomes invalid. Therefore, all valid data must be removed from enabled endpoints before changing the configuration.

CD00222684 © ST-ERICSSON 2010. All rights reserved.



Code (Hex): 20 to 2F — write (control OUT, control IN, endpoint 1 to 14)

Code (Hex): 30 to 3F — read (control OUT, control IN, endpoint 1 to 14)

Transaction — write/read 1 byte

Table 14. Endpoint Configuration Register: bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	FIFOEN	EPDIR	DBLBUF	FFOISO		FFOS	Z[3:0]	
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 15. Endpoint Configuration Register: bit description

FIFOEN  A logic 1 indicates an enabled FIFO with allocated memory.  A logic 0 indicates a disabled FIFO (no bytes allocated).  FPDIR  This bit defines the endpoint direction (0 = OUT, 1 = IN). It also determines the DMA transfer direction (0 = read, 1 = write).  BBLBUF  A logic 1 indicates that this endpoint has double buffering.  FFOISO  A logic 1 indicates an isochronous endpoint. A logic 0 indicates a bulk or interrupt endpoint.  Stoodynamics of the property of the prope	Bit	Symbol	Description
determines the DMA transfer direction (0 = read, 1 = write).  DBLBUF A logic 1 indicates that this endpoint has double buffering.  A logic 1 indicates an isochronous endpoint. A logic 0 indicates a bulk or interrupt endpoint.	7	FIFOEN	·
4 FFOISO A logic 1 indicates an isochronous endpoint. A logic 0 indicates a bulk or interrupt endpoint.	6	EPDIR	
bulk or interrupt endpoint.	5	DBLBUF	A logic 1 indicates that this endpoint has double buffering.
3 to 0 FFOSZ[3:0] Selects the FIFO size according to Table 5	4	FFOISO	A logic 1 indicates an isochronous endpoint. A logic 0 indicates a bulk or interrupt endpoint.
	3 to 0	FFOSZ[3:0]	Selects the FIFO size according to Table 5

#### 12.1.2 Write/Read Device Address

This command is used to set the USB assigned address in the Address Register and enable the USB device. The Address Register bit allocation is shown in Table 16.

A USB bus reset sets the device address to 00H (internally) and enables the device. The value of the Address Register (accessible by the micro) is not altered by the bus reset. In response to the standard USB request Set Address the firmware must issue a Write Device Address command, followed by sending an empty packet to the host. The **new** device address is activated when the host acknowledges the empty packet.

Code (Hex): B6/B7 — write/read Address Register

**Transaction** — write/read 1 byte

Table 16. Address Register: bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	DEVEN				DEVADR[6:0]			
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 17. Address Register: bit description

Bit	Symbol	Description
7	DEVEN	A logic 1 enables the device.
6 to 0	DEVADR[6:0]	This field specifies the USB device address.

CD00222684

© ST-ERICSSON 2010. All rights reserved.

### 12.1.3 Write/Read Mode Register

This command is used to access the ISP1181B Mode Register, which consists of 1 byte (bit allocation: see Table 18). In 16-bit bus mode the upper byte is ignored.

The Mode Register controls the DMA bus width, resume and suspend modes, interrupt activity and SoftConnect operation. It can be used to enable debug mode, where all errors and Not Acknowledge (NAK) conditions will generate an interrupt.

Code (Hex): B8/B9 — write/read Mode Register

**Transaction** — write/read 1 byte

Table 18. Mode Register: bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	DMAWD	reserved	GOSUSP	reserved	INTENA	DBGMOD	reserved	SOFTCT
Reset	0[1]	0	0	0	0[1]	0[1]	0[1]	0[1]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] Unchanged by a bus reset.

Table 19. Mode Register: bit description

	3	
Bit	Symbol	Description
7	DMAWD	A logic 1 selects 16-bit DMA bus width (bus configuration modes 0 and 2). A logic 0 selects 8-bit DMA bus width. Bus reset value: unchanged.
6	-	reserved
5	GOSUSP	Writing a logic 1 followed by a logic 0 will activate 'suspend' mode.
4	-	reserved
3	INTENA	A logic 1 enables all interrupts. Bus reset value: unchanged.
2	DBGMOD	A logic 1 enables debug mode. where all NAKs and errors will generate an interrupt. A logic 0 selects normal operation, where interrupts are generated on every ACK (bulk endpoints) or after every data transfer (isochronous endpoints).  Bus reset value: unchanged.
1	-	reserved
0	SOFTCT	A logic 1 enables SoftConnect (see Section 7.4). This bit is ignored if EXTPUL = 1 in the Hardware Configuration Register (see Table 20). Bus reset value: unchanged.

### 12.1.4 Write/Read Hardware Configuration

This command is used to access the Hardware Configuration Register, which consists of 2 bytes. The first (lower) byte contains the device configuration and control values, the second (upper) byte holds the clock control bits and the clock division factor. The bit allocation is given in <a href="Table 20">Table 20</a>. A bus reset will not change any of the programmed bit values.

The Hardware Configuration Register controls the connection to the USB bus, clock activity and power supply during 'suspend' state, output clock frequency, DMA operating mode and pin configurations (polarity, signalling mode).

Code (Hex): BA/BB — write/read Hardware Configuration Register

Rev. 05 — 25 August 2010

Downloaded from Arrow.com.



### Transaction — write/read 2 bytes

Table 20. Hardware Configuration Register: bit allocation

Bit	15	14	13	12	11	10	9	8
Symbol	reserved	EXTPUL	NOLAZY	CLKRUN	CLKDIV[3:0]			
Reset	0	0	1	0	0	0	1	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol	DAKOLY	DRQPOL	DAKPOL	EOTPOL	WKUPCS	PWROFF	INTLVL	INTPOL
Reset	0	1	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 21. Hardware Configuration Register: bit description

Bit	Symbol	Description
15	-	reserved
14	EXTPUL	A logic 1 indicates that an external 1.5 k $\Omega$ pull-up resistor is used on pin D+ and that SoftConnect is not used. Bus reset value: unchanged.
13	NOLAZY	A logic 1 disables output on pin CLKOUT of the LazyClock frequency (100 kHz $\pm$ 50 %) during 'suspend' state. A logic 0 causes pin CLKOUT to switch to LazyClock output after approximately 2 ms delay, following the setting of bit GOSUSP in the Mode Register. Bus reset value: unchanged.
12	CLKRUN	A logic 1 indicates that the internal clocks are always running, even during 'suspend' state. A logic 0 switches off the internal oscillator and PLL, when they are not needed. During 'suspend' state this bit must be made logic 0 to meet the suspend current requirements. The clock is stopped after a delay of approximately 2 ms, following the setting of bit GOSUSP in the Mode Register. Bus reset value: unchanged.
11 to 8	CLKDIV[3:0]	This field specifies the clock division factor N, which controls the clock frequency on output CLKOUT. The output frequency in MHz is given by $48/(N+I)$ . The clock frequency range is 3 MHz to 48 MHz (N = 0 to 15). with a reset value of 12 MHz (N = 3). The hardware design guarantees no glitches during frequency change. Bus reset value: unchanged.
7	DAKOLY	A logic 1 selects DACK-only DMA mode. A logic 0 selects 8237 compatible DMA mode. Bus reset value: unchanged.
6	DRQPOL	Selects DREQ signal polarity (0 = active LOW, 1 = active HIGH). Bus reset value: unchanged.
5	DAKPOL	Selects DACK signal polarity (0 = active LOW, 1 = active HIGH). Bus reset value: unchanged.
4	EOTPOL	Selects EOT signal polarity (0 = active LOW, 1 = active HIGH). Bus reset value: unchanged.
3	WKUPCS	A logic 1 enables remote wake-up via a LOW level on input $\overline{\text{CS}}$ (For wake-up on $\overline{\text{CS}}$ to work, V <sub>BUS</sub> must be present). Bus reset value: unchanged.

CD00222684 Rev. 05 — 25 August 2010

**Product data sheet** 



Table 21. Hardware Configuration Register: bit description ...continued

Bit	Symbol	Description
2	PWROFF	A logic 1 enables powering-off during 'suspend' state. Output SUSPEND is configured as a power switch control signal for external devices (HIGH during 'suspend'). This value should always be initialized to logic 1. Bus reset value: unchanged.
1	INTLVL	Selects the interrupt signalling mode on output INT (0 = level, 1 = pulsed). In pulsed mode an interrupt produces an 166 ns pulse. See Section 13 for details. Bus reset value: unchanged.
0	INTPOL	Selects INT signal polarity (0 = active LOW, 1 = active HIGH). Bus reset value: unchanged.

### 12.1.5 Write/Read Interrupt Enable Register

This command is used to individually enable/disable interrupts from all endpoints, as well as interrupts caused by events on the USB bus (SOF, SOF lost, EOT, suspend, resume, reset). A bus reset will not change any of the programmed bit values.

The command accesses the Interrupt Enable Register, which consists of 4 bytes. The bit allocation is given in <u>Table 22</u>.

Code (Hex): C2/C3 — write/read Interrupt Enable Register

Transaction — write/read 4 bytes

Table 22. Interrupt Enable Register: bit allocation

Bit	31	30	29	28	27	26	25	24		
Symbol	reserved									
Reset	0	0	0	0	0	0	0	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	23	22	21	20	19	18	17	16		
Symbol	IEP14	IEP13	IEP12	IEP11	IEP10	IEP9	IEP8	IEP7		
Reset	0	0	0	0	0	0	0	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	15	14	13	12	11	10	9	8		
Symbol	IEP6	IEP5	IEP4	IEP3	IEP2	IEP1	IEP0IN	IEP0OUT		
Reset	0	0	0	0	0	0	0	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	7	6	5	4	3	2	1	0		
Symbol	reserved	SP_IEEOT	IEPSOF	IESOF	IEEOT	IESUSP	IERESM	IERST		
Reset	0	0	0	0	0	0	0	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Table 23. Interrupt Enable Register: bit description

Bit	Symbol	Description
31 to 24	-	reserved; must write logic 0
23 to 10	IEP14 to IEP1	A logic 1 enables interrupts from the indicated endpoint.
9	IEP0IN	A logic 1 enables interrupts from the control IN endpoint.
8	IEP0OUT	A logic 1 enables interrupts from the control OUT endpoint.

CD00222684 © ST-ERICSSON 2010. All rights reserved.



Table 23. Interrupt Enable Register: bit description ...continued

Bit	Symbol	Description
7	-	reserved
6	SP_IEEOT	A logic 1 enables interrupt upon detection of a short packet.
5	IEPSOF	A logic 1 enables 1 ms interrupts upon detection of Pseudo SOF.
4	IESOF	A logic 1 enables interrupt upon SOF detection.
3	IEEOT	A logic 1 enables interrupt upon EOT detection.
2	IESUSP	A logic 1 enables interrupt upon detection of 'suspend' state.
1	IERESM	A logic 1 enables interrupt upon detection of a 'resume' state.
0	IERST	A logic 1 enables interrupt upon detection of a bus reset.

## 12.1.6 Write/Read DMA Configuration

This command defines the DMA configuration of ISP1181B and enables/disables DMA transfers. The command accesses the DMA Configuration Register, which consists of 2 bytes. The bit allocation is given in <a href="Table 24">Table 24</a>. A bus reset will clear bit DMAEN (DMA disabled), all other bits remain unchanged.

Code (Hex): F0/F1 — write/read DMA Configuration

Transaction — write/read 2 bytes

Table 24. DMA Configuration Register: bit allocation

Bit	15	14	13	12	11	10	9	8
Symbol	CNTREN	SHORTP		reserved				
Reset	0 <u>[1]</u>	0 <mark>[1]</mark>	0 <u>[1]</u>					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Symbol		EPDIX[3:0]				reserved	BURS	TL[1:0]
Reset	0 <u>[1]</u>	0 <u>[1]</u>	0 <u>[1]</u>	0 <u>[1]</u>	0	0	0 <u>[1]</u>	0 <u>[1]</u>
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

<sup>[1]</sup> Unchanged by a bus reset.

Table 25. DMA Configuration Register: bit description

Bit	Symbol	Description
15	CNTREN	A logic 1 enables the generation of an EOT condition, when the DMA Counter Register reaches zero. Bus reset value: unchanged.
14	SHORTP	A logic 1 enables short/empty packet mode. When receiving (OUT endpoint) a short/empty packet an EOT condition is generated. When transmitting (IN endpoint) this bit should be cleared. Bus reset value: unchanged.
13 to 8	-	reserved
7 to 4	EPDIX[3:0]	Indicates the destination endpoint for DMA, see <u>Table 7</u> .

CD00222684 © ST-ERICSSON 2010. All rights reserved.



Table 25. DMA Configuration Register: bit description ...continued

Bit	Symbol	Description				
3	DMAEN	Writing a logic 1 enables DMA transfer, a logic 0 forces the end of an ongoing DMA transfer. Reading this bit indicates whether DMA is enabled (0 = DMA stopped, 1 = DMA enabled). This bit is cleared by a bus reset.				
2	-	reserved				
1 to 0	BURSTL[1:0]	Selects the DMA burst length:				
		<b>00</b> — single-cycle mode (1 byte)				
		<b>01</b> — burst mode (4 bytes)				
		10 — burst mode (8 bytes)				
		11 — burst mode (16 bytes).				
		Bus reset value: unchanged.				

#### 12.1.7 Write/Read DMA Counter

This command accesses the DMA Counter Register, which consists of 2 bytes. The bit allocation is given in <u>Table 26</u>. Writing to the register sets the number of bytes for a DMA transfer. Reading the register returns the number of remaining bytes in the current transfer. A bus reset will not change the programmed bit values.

The internal DMA counter is automatically reloaded from the DMA Counter Register when DMA is re-enabled (DMAEN = 1). See Section 12.1.6 for more details.

Code (Hex): F2/F3 — write/read DMA Counter Register

Transaction — write/read 2 bytes

Table 26. DMA Counter Register: bit allocation

Bit	15	14	13	12	11	10	9	8		
Symbol		DMACRH[7:0]								
Reset	0	0	0	0	0	0	0	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	7	6	5	4	3	2	1	0		
Symbol	DMACRL[7:0]									
Reset	0	0	0	0	0	0	0	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Table 27. DMA Counter Register: bit description

Bit	Symbol	Description
15 to 8	DMACRH[7:0]	DMA Counter Register (high byte)
7 to 0	DMACRL[7:0]	DMA Counter Register (low byte)

#### 12.1.8 Reset Device

This command resets the ISP1181B in the same way as an external hardware reset via input RESET. All registers are initialized to their 'reset' values.

Code (Hex): F6 - reset the device

Transaction — none

CD00222684 © ST-ERICSSON 2010. All rights reserved.

#### 12.2 Data flow commands

Data flow commands are used to manage the data transmission between the USB endpoints and the system microcontroller. Much of the data flow is initiated via an interrupt to the microcontroller. The data flow commands are used to access the endpoints and determine whether the endpoint FIFOs contain valid data.

Remark: The IN buffer of an endpoint contains input data for the host, the OUT buffer receives output data from the host.

### 12.2.1 Write/Read Endpoint Buffer

This command is used to access endpoint FIFO buffers for reading or writing. First, the buffer pointer is reset to the beginning of the buffer. Following the command, a maximum of (N + 2) bytes can be written or read, N representing the size of the endpoint buffer. For 16-bit access the maximum number of words is (M + 1), with M given by (N + 1) DIV 2. After each read/write action the buffer pointer is automatically incremented by 1 (8-bit bus width) or by 2 (16-bit bus width).

In DMA access the first 2 bytes or the first word (the packet length) are skipped: transfers start at the third byte or the second word of the endpoint buffer. When reading, the ISP1181B can detect the last byte/word via the EOP condition. When writing to a bulk/interrupt endpoint, the endpoint buffer must be completely filled before sending the data to the host. Exception: when a DMA transfer is stopped by an external EOT condition, the current buffer content (full or not) is sent to the host.

Remark: Reading data after a Write Endpoint Buffer command or writing data after a Read Endpoint Buffer command data will cause unpredictable behavior of ISP1181B.

Code (Hex): 01 to 0F — write (control IN, endpoint 1 to 14)

Code (Hex): 10, 12 to 1F — read (control OUT, endpoint 1 to 14)

**Transaction** — write/read maximum (N + 2) bytes (isochronous endpoint:  $N \le 1023$ , bulk/interrupt endpoint:  $N \le 32$ )

The data in the endpoint FIFO must be organized as shown in Table 28. Examples of endpoint FIFO access are given in Table 29 (8-bit bus) and Table 30 (16-bit bus).

Table 28. Endpoint FIFO organization

Byte # (8-bit bus)	Word # (16-bit bus)	Description
0	0 (lower byte)	packet length (lower byte)
1	0 (upper byte)	packet length (upper byte)
2	1 (lower byte)	data byte 1
3	1 (upper byte)	data byte 2
(N + 1)	M = (N + 1) DIV 2	data byte N

CD00222684

Product data sheet



Table 29. Example of endpoint FIFO access (8-bit bus width)

Α0	Phase	Bus lines	Byte #	Description
1	command	D[7:0]	-	command code (00H to 1FH)
0	data	D[7:0]	0	packet length (lower byte)
0	data	D[7:0]	1	packet length (upper byte)
0	data	D[7:0]	2	data byte 1
0	data	D[7:0]	3	data byte 2
0	data	D[7:0]	4	data byte 3
0	data	D[7:0]	5	data byte 4

Table 30. Example of endpoint FIFO access (16-bit bus width)

A0	Phase	Bus lines	Word #	Description
1	command	D[7:0]	-	command code (00H to 1FH)
		D[15:8]	-	ignored
0	data	D[15:0]	0	packet length
0	data	D[15:0]	1	data word 1 (data byte 2, data byte 1)
0	data	D[15:0]	2	data word 2 (data byte 4, data byte 3)

**Remark:** There is no protection against writing or reading past a buffer's boundary, against writing into an OUT buffer or reading from an IN buffer. Any of these actions could cause an incorrect operation. Data residing in an OUT buffer are only meaningful after a successful transaction. Exception: during DMA access of a double-buffered endpoint, the buffer pointer automatically points to the secondary buffer after reaching the end of the primary buffer.

### 12.2.2 Read Endpoint Status

This command is used to read the status of an endpoint FIFO. The command accesses the Endpoint Status Register, the bit allocation of which is shown in Table 31. Reading the Endpoint Status Register will clear the interrupt bit set for the corresponding endpoint in the Interrupt Register (see Table 48).

All bits of the Endpoint Status Register are read-only. Bit EPSTAL is controlled by the Stall/Unstall commands and by the reception of a SETUP token (see Section 12.2.3).

Code (Hex): 50 to 5F — read (control OUT, control IN, endpoint 1 to 14)

Transaction — read 1 byte

Table 31. Endpoint Status Register: bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	EPSTAL	EPFULL1	EPFULL0	DATA_PID	OVER WRITE	SETUPT	CPUBUF	reserved
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

CD00222684 Rev. 05 — 25 August 2010

Product data sheet



Table 32. Endpoint Status Register: bit description

Bit	Symbol	Description
7	EPSTAL	This bit indicates whether the endpoint is stalled or not $(1 = \text{stalled}, 0 = \text{not stalled})$ .
		Set to logic 1 by a Stall Endpoint command, cleared to logic 0 by an Unstall Endpoint command. The endpoint is automatically unstalled upon reception of a SETUP token.
6	EPFULL1	A logic 1 indicates that the secondary endpoint buffer is full.
5	EPFULL0	A logic 1 indicates that the primary endpoint buffer is full.
4	DATA_PID	This bit indicates the data PID of the next packet (0 = DATA PID, 1 = DATA1 PID).
3	OVERWRITE	This bit is set by hardware, a logic 1 indicating that a new Setup packet has overwritten the previous setup information, before it was acknowledged or before the endpoint was stalled. This bit is cleared by reading, if writing the setup data has finished.
		Firmware must check this bit before sending an Acknowledge Setup command or stalling the endpoint. Upon reading a logic 1 the firmware must stop ongoing setup actions and wait for a new Setup packet.
2	SETUPT	A logic 1 indicates that the buffer contains a Setup packet.
1	CPUBUF	This bit indicates which buffer is currently selected for CPU access (0 = primary buffer, 1 = secondary buffer).
0	-	reserved

### 12.2.3 Stall Endpoint/Unstall Endpoint

These commands are used to stall or unstall an endpoint. The commands modify the content of the Endpoint Status Register (see Table 31).

A stalled control endpoint is automatically unstalled when it receives a SETUP token, regardless of the packet content. If the endpoint should stay in its stalled state, the microcontroller can restall it with the Stall Endpoint command.

When a stalled endpoint is unstalled (either by the Unstall Endpoint command or by receiving a SETUP token), it is also reinitialized. This flushes the buffer: if it is an OUT buffer it waits for a DATA 0 PID, if it is an IN buffer it writes a DATA 0 PID.

Code (Hex): 40 to 4F — stall (control OUT, control IN, endpoint 1 to 14)

Code (Hex): 80 to 8F — unstall (control OUT, control IN, endpoint 1 to 14)

Transaction — none

#### 12.2.4 Validate Endpoint Buffer

This command signals the presence of valid data for transmission to the USB host, by setting the Buffer Full flag of the selected IN endpoint. This indicates that the data in the buffer is valid and can be sent to the host, when the next IN token is received. For a double-buffered endpoint this command switches the current FIFO for CPU access.

Remark: For special aspects of the control IN endpoint see Section 9.5.

Code (Hex): 61 to 6F — validate endpoint buffer (control IN, endpoint 1 to 14)

Transaction — none

CD00222684 Rev. 05 - 25 August 2010

Product data sheet

#### 12.2.5 Clear Endpoint Buffer

This command unlocks and clears the buffer of the selected OUT endpoint, allowing the reception of new packets. Reception of a complete packet causes the Buffer Full flag of an OUT endpoint to be set. Any subsequent packets are refused by returning a NAK condition, until the buffer is unlocked using this command. For a double-buffered endpoint this command switches the current FIFO for CPU access.

**Remark:** For special aspects of the control OUT endpoint see Section 9.5.

Code (Hex): 70, 72 to 7F — clear endpoint buffer (control OUT, endpoint 1 to 14)

Transaction — none

### 12.2.6 Check Endpoint Status

This command is used to check the status of the selected endpoint FIFO without clearing any status or interrupt bits. The command accesses the Endpoint Status Image Register, which contains a copy of the Endpoint Status Register. The bit allocation of the Endpoint Status Image Register is shown in Table 33.

Code (Hex): D0 to DF — check status (control OUT, control IN, endpoint 1 to 14)

Transaction — write/read 1 byte

Table 33. Endpoint Status Image Register: bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	EPSTAL	EPFULL1	EPFULL0	DATA_PID	OVER WRITE	SETUPT	CPUBUF	reserved
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

Table 34. **Endpoint Status Image Register: bit description** 

Bit	Symbol	Description
7	EPSTAL	This bit indicates whether the endpoint is stalled or not $(1 = \text{stalled}, 0 = \text{not stalled})$ .
6	EPFULL1	A logic 1 indicates that the secondary endpoint buffer is full.
5	EPFULL0	A logic 1 indicates that the primary endpoint buffer is full.
4	DATA_PID	This bit indicates the data PID of the next packet (0 = DATA0 PID, 1 = DATA1 PID).
3	OVERWRITE	This bit is set by hardware, a logic 1 indicating that a new Setup packet has overwritten the previous setup information, before it was acknowledged or before the endpoint was stalled. This bit is cleared by reading, if writing the setup data has finished.  Firmware must check this bit before sending an Acknowledge Setup command or stalling the endpoint. Upon reading a logic 1 the firmware must stop ongoing setup actions and wait for a new Setup packet.
2	SETUPT	A logic 1 indicates that the buffer contains a Setup packet.
1	CPUBUF	This bit indicates which buffer is currently selected for CPU access (0 = primary buffer, 1 = secondary buffer).
0	-	reserved

#### 12.2.7 Acknowledge Setup

This command acknowledges to the host that a SETUP packet was received. The arrival of a SETUP packet disables the Validate Buffer and Clear Buffer commands for the control IN and OUT endpoints. The microcontroller needs to re-enable these commands by sending an Acknowledge Setup command, see Section 9.5.

Code (Hex): F4 — acknowledge setup

Transaction — none

#### 12.3 General commands

#### 12.3.1 Read Endpoint Error Code

This command returns the status of the last transaction of the selected endpoint, as stored in the Error Code Register. Each new transaction overwrites the previous status information. The bit allocation of the Error Code Register is shown in Table 35.

Code (Hex): A0 to AF — read error code (control OUT, control IN, endpoint 1 to 14)

Transaction — read 1 byte

Table 35. Error Code Register: bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	UNREAD	DATA01	reserved		ERRO	R[3:0]		RTOK
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

Table 36. Error Code Register: bit description

Bit	Symbol	Description
7	UNREAD	A logic 1 indicates that a new event occurred before the previous status was read.
6	DATA01	This bit indicates the PID type of the last successfully received or transmitted packet (0 = DATA0 PID, 1 = DATA1 PID).
5	-	reserved
4 to 1	ERROR[3:0]	Error code. For error description, see Table 37.
0	RTOK	A logic 1 indicates that data was received or transmitted successfully.

Table 37. Transaction error codes

Error code (Binary)	Description
0000	no error
0001	PID encoding error; bits 7 to 4 are not the inverse of bits 3 to 0
0010	PID unknown; encoding is valid, but PID does not exist
0011	unexpected packet; packet is not of the expected type (token, data, or acknowledge), or is a SETUP token to a non-control endpoint
0100	token CRC error
0101	data CRC error
0110	time-out error

CD00222684

Product data sheet

© ST-ERICSSON 2010. All rights reserved.

Table 37. Transaction error codes ...continued

Error code (Binary)	Description
0111	babble error
1000	unexpected end-of-packet
1001	sent or received NAK (Not AcKnowledge)
1010	sent Stall; a token was received, but the endpoint was stalled
1011	overflow; the received packet was larger than the available buffer space
1100	sent empty packet (ISO only)
1101	bit stuffing error
1110	sync error
1111	wrong (unexpected) toggle bit in DATA PID; data was ignored

#### 12.3.2 Unlock Device

This command unlocks the ISP1181B from write-protection mode after a 'resume'. In 'suspend' state all registers and FIFOs are write-protected to prevent data corruption by external devices during a 'resume'. Also, the register access for reading is possible only after the 'Unlock Device' command is executed.

After waking up from 'suspend' state, the firmware must unlock the registers and FIFOs via this command, by writing the unlock code (AA37H) into the Lock Register (8-bit bus: lower byte first). The bit allocation of the Lock Register is given in <u>Table 38</u>.

Code (Hex): B0 — unlock the device

**Transaction** — write 2 bytes (unlock code)

Table 38. Lock Register: bit allocation

Bit	15	14	13	12	11	10	9	8		
Symbol		UNLOCKH[7:0] = AAH								
Reset	1	0	1	0	1	0	1	0		
Access	W	W	W	W	W	W	W	W		
Bit	7	6	5	4	3	2	1	0		
Symbol				UNLOCKL	[7:0] = 37H					
Reset	0	0	1	1	0	1	1	1		
Access	W	W	W	W	W	W	W	W		

Table 39. Lock Register: bit description

Bit	Symbol	Description
15 to 0	UNLOCK[15:0]	Sending data AA37H unlocks the internal registers and FIFOs for writing, following a 'resume'.

#### 12.3.3 Write/Read Scratch Register

This command accesses the 16-bit Scratch Register, which can be used by the firmware to save and restore information, for example, the device status before powering down in 'suspend' state. The register bit allocation is given in <u>Table 40</u>.

Code (Hex): B2/B3 — write/read Scratch Register

CD00222684 © ST-ERICSSON 2010. All rights reserved.

#### Transaction — write/read 2 bytes

Table 40. Scratch Information Register: bit allocation

Bit	15	14	13	12	11	10	9	8		
Symbol	reserved		SFIRH[6:0]							
Reset	0	0	0	0	0	0	0	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	7	6	5	4	3	2	1	0		
Symbol				SFIR	L[7:0]					
Reset	0	0	0	0	0	0	0	0		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Table 41. Scratch Information Register: bit description

Bit	Symbol	Description
15	-	reserved; must be logic 0
14 to 8	SFIRH[6:0]	Scratch Information Register (high byte)
7 to 0	SFIRL[7:0]	Scratch Information Register (low byte)

#### 12.3.4 Read Frame Number

This command returns the frame number of the last successfully received SOF. It is followed by reading one or two bytes from the Frame Number Register, containing the frame number (lower byte first). The Frame Number Register is shown in Table 42.

**Remark:** After a bus reset, the value of the Frame Number Register is undefined.

Code (Hex): B4 — read frame number

Transaction — read 1 or 2 bytes

Table 42. Frame Number Register: bit allocation

Bit	15	14	13	12	11	10	9	8	
Symbol	reserved					SOFRH[2:0]			
Reset <sup>[1]</sup>	0	0	0	0	0	0	0	0	
Access	R	R	R	R	R	R	R	R	
Bit	7	6	5	4	3	2	1	0	
Symbol				SOFF	RL[7:0]				
Reset[1]	0	0	0	0	0	0	0	0	
Access	R	R	R	R	R	R	R	R	

<sup>[1]</sup> Reset value undefined after a bus reset.

Table 43. Frame Number Register: bit description

Bit	Symbol	Description
15 to 11	-	reserved
10 to 8	SOFRH[2:0]	SOF frame number (upper byte)
7 to 0	SOFRL[7:0]	SOF frame number (lower byte)

CD00222684 Rev. 05 — 25 August 2010

Table 44. Example of Frame Number Register access (8-bit bus width)

Α0	Phase	Bus lines	Byte #	Description
1	command	D[7:0]	-	command code (B4H)
0	data	D[7:0]	0	frame number (lower byte)
0	data	D[7:0]	1	frame number (upper byte)

Table 45. Example of Frame Number Register access (16-bit bus width)

A0	Phase	Bus lines	Word #	Description
1	command	D[7:0]	-	command code (B4H)
		D[15:8]	-	ignored
0	data	D[15:0]	0	frame number

#### 12.3.5 Read Chip ID

This command reads the chip identification code and hardware version number. The firmware must check this information to determine the supported functions and features. This command accesses the Chip ID Register, which is shown in Table 46.

Code (Hex): B5 — read chip ID Transaction — read 2 bytes

Table 46. Chip ID Register: bit allocation

Bit	15	14	13	12	11	10	9	8	
Symbol	CHIPIDH[7:0]								
Reset	81H								
Access	R	R	R	R	R	R	R	R	
Bit	7	6	5	4	3	2	1	0	
Symbol	CHIPIDL[7:0]								
Reset	42H								
Access	R	R	R	R	R	R	R	R	

Table 47. Chip ID Register: bit description

Bit	Symbol	Description
15 to 8	CHIPIDH[7:0]	chip ID code (81H)
7 to 0	CHIPIDL[7:0]	silicon version (42H, with 42H representing the BCD encoded version number)

#### 12.3.6 Read Interrupt Register

This command indicates the sources of interrupts as stored in the 4-byte Interrupt Register. Each individual endpoint has its own interrupt bit. The bit allocation of the Interrupt Register is shown in <u>Table 48</u>. Bit BUSTATUS is used to verify the current bus status in the interrupt service routine. Interrupts are enabled via the Interrupt Enable Register, see <u>Section 12.1.5</u>.

While reading the interrupt register, read all the 4 bytes completely.

Code (Hex): C0 — read interrupt register

Transaction — read 4 bytes

CD00222684

Downloaded from **Arrow.com**.

© ST-ERICSSON 2010. All rights reserved.

40 of 68

## Full-speed USB peripheral controller

Table 48. Interrupt Register: bit allocation

Bit	31	30	29	28	27	26	25	24		
Symbol		reserved								
Reset	0	0	0	0	0	0	0	0		
Access	R	R	R	R	R	R	R	R		
Bit	23	22	21	20	19	18	17	16		
Symbol	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7		
Reset	0	0	0	0	0	0	0	0		
Access	R	R	R	R	R	R	R	R		
Bit	15	14	13	12	11	10	9	8		
Symbol	EP6	EP5	EP4	EP3	EP2	EP1	EP0IN	EP0OUT		
Reset	0	0	0	0	0	0	0	0		
Access	R	R	R	R	R	R	R	R		
Bit	7	6	5	4	3	2	1	0		
Symbol	BUSTATUS	SP_EOT	PSOF	SOF	EOT	SUSPND	RESUME	RESET		
Reset	0	0	0	0	0	0	0	0		
Access	R	R	R	R	R	R	R	R		

Table 49. **Interrupt Register: bit description** 

D:4	Cumbal	Decarintian
Bit	Symbol	Description
31 to 24	-	reserved
23 to 10	EP14 to EP1	A logic 1 indicates the interrupt source(s): endpoint 14 to 1.
9	EP0IN	A logic 1 indicates the interrupt source: control IN endpoint.
8	EP0OUT	A logic 1 indicates the interrupt source: control OUT endpoint.
7	BUSTATUS	It monitors the current USB bus status (0 = awake, 1 = suspend).
6	SP_EOT	A logic 1 indicates that an EOT interrupt has occurred for a short packet.
5	PSOF	A logic 1 indicates that an interrupt is issued every 1 ms because of the Pseudo SOF; after 3 missed SOFs 'suspend' state is entered.
4	SOF	A logic 1 indicates that a SOF condition was detected.
3	EOT	A logic 1 indicates that an internal EOT condition was generated by the DMA Counter reaching zero.
2	SUSPND	A logic 1 indicates that an 'awake' to 'suspend' change of state was detected on the USB bus.
1	RESUME	A logic 1 indicates that a 'resume' state was detected.
0	RESET	A logic 1 indicates that a bus reset condition was detected.

# 13. Interrupts

**Product data sheet** 


Figure 8 shows the interrupt logic of the ISP1181B. Each of the indicated USB events is logged in a status bit of the Interrupt Register. Corresponding bits in the Interrupt Enable Register determine whether or not an event will generate an interrupt.

Interrupts can be masked globally by means of the INTENA bit of the Mode Register (see Table 19).

CD00222684 © ST-ERICSSON 2010. All rights reserved. Rev. 05 — 25 August 2010



The active level and signalling mode of the INT output is controlled by the INTPOL and INTLVL bits of the Hardware Configuration Register (see Table 21). Default settings after reset are active LOW and level mode. When pulse mode is selected, a pulse of 166 ns is generated when the OR-ed combination of all interrupt bits changes from logic 0 to logic 1.



Bits RESET, RESUME, SP EOT, EOT and SOF are cleared upon reading the Interrupt Register. The endpoint bits (EP0OUT to EP14) are cleared by reading the associated Endpoint Status Register.

Bit BUSTATUS follows the USB bus status exactly, allowing the firmware to get the current bus status when reading the Interrupt Register.

SETUP and OUT token interrupts are generated after ISP1181B has acknowledged the associated data packet. In bulk transfer mode, the ISP1181B will issue interrupts for every ACK received for an OUT token or transmitted for an IN token.

In isochronous mode, an interrupt is issued upon each packet transaction. The firmware must take care of timing synchronization with the host. This can be done via the Pseudo Start-Of-Frame (PSOF) interrupt, enabled via bit IEPSOF in the Interrupt Enable Register. If a Start-Of-Frame is lost, PSOF interrupts are generated every 1 ms. This allows the firmware to keep data transfer synchronized with the host. After 3 missed SOF events the ISP1181B will enter 'suspend' state.

An alternative way of handling isochronous data transfer is to enable both the SOF and the PSOF interrupts and disable the interrupt for each isochronous endpoint.

CD00222684

Product data sheet


42 of 68

Full-speed USB peripheral controller

# 14. Power supply


The ISP1181B is powered from a single supply voltage, ranging from 4.0 V to 5.5 V. An integrated voltage regulator provides a 3.3 V supply voltage for the internal logic and the USB transceiver. This voltage is available at pin V<sub>req(3.3)</sub> for connecting an external pull-up resistor on USB connection D+. See Figure 9.

The ISP1181B can also be operated from a 3.0 V to 3.6 V supply, as shown in Figure 10. In this case, the internal voltage regulator is disabled and pin  $V_{reg(3.3)}$  must be connected to V<sub>CC</sub>.



# 15. Crystal oscillator and LazyClock

The ISP1181B has a crystal oscillator designed for a 6 MHz parallel-resonant crystal (fundamental). A typical circuit is shown in Figure 11. Alternatively, an external clock signal of 6 MHz can be applied to input XTAL1, while leaving output XTAL2 open.



The 6 MHz oscillator frequency is multiplied to 48 MHz by an internal PLL. This frequency is used to generate a programmable clock output signal at pin CLKOUT, ranging from 3 MHz to 48 MHz.

In 'suspend' state the normal CLKOUT signal is not available, because the crystal oscillator and the PLL are switched off to save power. Instead, the CLKOUT signal can be switched to the LazyClock frequency of 100 kHz  $\pm$  50 %.


The oscillator operation and the CLKOUT frequency are controlled via the Hardware Configuration Register, as shown in Figure 12. The following bits are involved:

- · CLKRUN switches the oscillator on and off
- CLKDIV[3:0] is the division factor determining the normal CLKOUT frequency
- NOLAZY controls the LazyClock signal output during 'suspend' state.

43 of 68




#### Full-speed USB peripheral controller



When ISP1181B enters 'suspend' state (by setting and clearing bit GOSUSP in the Mode Register), outputs SUSPEND and CLKOUT change state after approximately 2 ms delay. When NOLAZY = 0, the clock signal on output CLKOUT does not stop, but changes to the 100 kHz  $\pm$  50 % LazyClock frequency.

When resuming from 'suspend' state by a positive pulse on input WAKEUP, output SUSPEND is cleared and the clock signal on CLKOUT is restarted after a 0.5 ms delay. The timing of the CLKOUT signal at 'suspend' and 'resume' is given in Figure 13.




CD00222684 © ST-ERICSSON 2010. All rights reserved. Rev. 05 — 25 August 2010

#### 16. Power-on reset

The ISP1181B has an internal power-on reset (POR) circuit. Input pin RESET can be directly connected to V<sub>CC</sub>. The clock signal on output CLKOUT starts 0.5 ms after power-on and normally requires 3 to 4 ms to stabilize.

The triggering voltage of the POR circuit is 2.0 V nominal. A POR is automatically generated when  $V_{CC}$  goes below the trigger voltage for a duration longer than 50  $\mu s$ .



A hardware reset disables all USB endpoints and clears all ECRs, except for the control endpoint which is fixed and always enabled. Section 9.3 explains how to (re-)initialize the endpoints.

Product data sheet



# 17. Limiting values

Table 50. Absolute maximum ratings

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.0	V
VI	input voltage		-0.5	$V_{CC} + 0.5$	V
I <sub>latchup</sub>	latch-up current	$V_I < 0$ or $V_I > V_{CC}$	-	100	mA
V <sub>esd</sub>	electrostatic discharge voltage	I <sub>LI</sub> < 1 μA	[1] -	±2000	V
T <sub>stg</sub>	storage temperature		-60	+150	°C
P <sub>tot</sub>	total power dissipation	$V_{CC}$ = 5.5 $V$	-	165	mW

<sup>[1]</sup> Equivalent to discharging a 100 pF capacitor via a 1.5 k $\Omega$  resistor (Human Body Model).

# 18. Recommended operating conditions

Table 51. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage	with regulator	4.0	5.0	5.5	V
		without regulator	3.0	3.3	3.6	V
$V_{I}$	input voltage		0	-	$V_{CC}$	V
V <sub>I(AI/O)</sub>	input voltage on analog I/O pins (D+/D-)		0	-	3.6	V
$V_{O(od)}$	open-drain output pull-up voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	-	+85	°C

CD00222684 © ST-ERICSSON 2010. All rights reserved. **Product data sheet** 45 of 68

46 of 68

## Full-speed USB peripheral controller

# 19. Static characteristics

Table 52. Static characteristics; supply pins

 $V_{GND}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

0.12		•				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{reg}(3.3)}$	regulated supply voltage	$V_{CC}$ = 4.0 V to 5.5 V	[1] 3.0[2]	3.3	3.6	V
I <sub>CC</sub>	operating supply current	$V_{CC}$ = 5.0 V; $T_{amb}$ = 25 °C	-	26	-	mA
		V <sub>CC</sub> = 3.3 V; T <sub>amb</sub> = 25 °C	-	22	-	mA
I <sub>CC(susp)</sub>	suspend supply current	$V_{CC}$ = 5.0 V; $T_{amb}$ = 25 °C	-	-	20 <mark>[3]</mark>	μΑ
		V <sub>CC</sub> = 3.3 V; T <sub>amb</sub> = 25 °C	-	-	70 <mark>[3]</mark>	μΑ

<sup>[1]</sup> For 3.3 V operation, pin  $V_{\text{reg}(3.3)}$  must be connected to pin  $V_{\text{CC}(3.3)}$ .

Table 53. Static characteristics: digital pins

 $V_{\rm CC}$  = 3.3 V  $\pm$  10 % or 5.0 V  $\pm$  10 %;  $V_{\rm GND}$  = 0 V;  $T_{\rm amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Input levels	5					
$V_{IL}$	LOW-level input voltage		-	-	8.0	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
Schmitt trigg	ger inputs					
$V_{th(LH)}$	positive-going threshold voltage		1.4	-	1.9	V
$V_{th(HL)}$	negative-going threshold voltage		0.9	-	1.5	V
V <sub>hys</sub>	hysteresis voltage		0.4	-	0.7	V
Output leve	els					
$V_{OL}$	LOW-level output voltage	I <sub>OL</sub> = rated drive	-	-	0.4	V
		$I_{OL}$ = 20 $\mu$ A	-	-	0.1	V
$V_{OH}$	HIGH-level output voltage	I <sub>OH</sub> = rated drive	[1] 2.4	-	-	V
Leakage cu	urrent					
I <sub>LI</sub>	input leakage current		-	-	±5	μΑ
Open-drain	outputs					
l <sub>OZ</sub>	OFF-state output current		-	-	±5	μΑ

<sup>[1]</sup> Not applicable for open-drain outputs.

<sup>[2]</sup> In 'suspend' mode the minimum voltage is 2.7 V.

External loading is not included.



Table 54. Static characteristics: analog I/O pins (D+, D-)[1]  $V_{CC} = 3.3 \ V \pm 10 \ \%$  or 5.0  $V \pm 10 \ \%$ ;  $V_{GND} = 0 \ V$ ;  $T_{amb} = -40 \ ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Input levels	5					
$V_{DI}$	differential input sensitivity	$ V_{I(D^+)} - V_{I(D-)}  \\$	0.2	-	-	V
V <sub>CM</sub>	differential common mode voltage	includes V <sub>DI</sub> range	0.8	-	2.5	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.8	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
Output leve	els					
$V_{OL}$	LOW-level output voltage	$R_L = 1.5 \text{ k}\Omega \text{ to } +3.6 \text{ V}$	-	-	0.3	V
$V_{OH}$	HIGH-level output voltage	$R_L$ = 15 k $\Omega$ to GND	2.8	-	3.6	V
Leakage cu	irrent					
$I_{LZ}$	OFF-state leakage current		-	-	±10	μΑ
Capacitanc	е					
C <sub>IN</sub>	transceiver capacitance	pin to GND	-	-	20	pF
Resistance						
R <sub>PU</sub>	pull-up resistance on D+	SoftConnect = ON	1	-	2	kΩ
Z <sub>DRV</sub> [2]	driver output impedance	steady-state drive	29	-	44	Ω
Z <sub>INP</sub>	input impedance		10	-	-	$M\Omega$
Terminatio	n					
V <sub>TERM</sub> [3]	termination voltage for upstream port pull-up (R <sub>PU</sub> )		3.0[4]	-	3.6	V

<sup>[1]</sup> D+ is the USB positive data pin; D- is the USB negative data pin.

<sup>[2]</sup> Includes external resistors of 22  $\Omega$  ± 1 % on both D+ and D-.

<sup>[3]</sup> This voltage is available at pin  $V_{reg(3.3)}$ .

<sup>[4]</sup> In 'suspend' mode the minimum voltage is 2.7 V.

# 20. Dynamic characteristics

#### Table 55. Dynamic characteristics

 $V_{CC}$  = 3.3 V  $\pm$  10 % or 5.0 V  $\pm$  10 %;  $V_{GND}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

• •	, 0.12	,		•		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Reset						
$t_{W(\overline{\text{RESET}})}$	pulse width on input RESET	crystal oscillator running	50	-	-	μS
		crystal oscillator stopped	-	3 <mark>[1]</mark>	-	ms
Crystal osc	cillator					
$f_{XTAL}$	crystal frequency		-	6	-	MHz

<sup>[1]</sup> Dependent on the crystal oscillator start-up time.

#### Table 56. Dynamic characteristics: analog I/O pins (D+, D-) $\frac{[1]}{[1]}$

 $V_{CC}$  = 3.3 V  $\pm$  10 % or 5.0 V  $\pm$  10 %;  $V_{GND}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C;  $C_L$  = 50 pF;  $R_{PU}$  = 1.5 k $\Omega$  on D+ to  $V_{TERM}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	ı	Min	Тур	Max	Unit
Driver char	racteristics						
t <sub>FR</sub>	rise time	$C_L$ = 50 pF; 10 % to 90 % of $ V_{OH} - V_{OL} $	4	4	-	20	ns
t <sub>FF</sub>	fall time	$C_L$ = 50 pF; 90 % to 10 % of $ V_{OH} - V_{OL} $	2	4	-	20	ns
FRFM	differential rise/fall time matching (t <sub>FR</sub> /t <sub>FF</sub> )		[2] (	90	-	111.11	%
V <sub>CRS</sub>	output signal crossover voltage		[2][3]	1.3	-	2.0	V
Data sourc	e timing						
t <sub>FEOPT</sub>	source EOP width	see Figure 15	[3]	160	-	175	ns
t <sub>FDEOP</sub>	source differential data-to-EOP transition skew	see <u>Figure 15</u>	<u>[3]</u> _	-2	-	+5	ns
Receiver ti	ming						
t <sub>JR1</sub>	receiver data jitter tolerance for consecutive transitions	see Figure 16	<u>[3]</u> _	-18.5	-	+18.5	ns
t <sub>JR2</sub>	receiver data jitter tolerance for paired transitions	see Figure 16	<u>[3]</u> _	-9	-	+9	ns
t <sub>FEOPR</sub>	receiver SE0 width	accepted as EOP; see Figure 15	[3] {	32	-	-	ns
t <sub>FST</sub>	width of SE0 during differential transition	rejected as EOP; see Figure 17	[3]	-	-	14	ns


<sup>[1]</sup> Test circuit: see Figure 33.


CD00222684 © ST-ERICSSON 2010. All rights reserve


<sup>[2]</sup> Excluding the first transition from Idle state.

<sup>[3]</sup> Characterized only, not tested. Limits guaranteed by design.









CD00222684

**Product data sheet** 



# 20.1 Timing


# 20.1.1 Parallel I/O timing


Table 57. Dynamic characteristics: parallel interface timing

Symbol	Parameter	Conditions	8-bit bus		16-bit k	ous	Unit
			Min	Max	Min	Max	
Read timing (s	see <u>Figure 18</u> )						
t <sub>RHAX</sub>	address hold time after RD HIGH		0	-	0	-	ns
t <sub>AVRL</sub>	address setup time before $\overline{\text{RD}}$ LOW		0	-	0	-	ns
t <sub>SHDZ</sub>	data <u>out</u> puts high-impedance time after CS HIGH		-	3	-	3	ns
t <sub>RHSH</sub>	chip deselect time after RD HIGH		0	-	0	-	ns
t <sub>RLRH</sub>	RD pulse width		25	-	25	-	ns
t <sub>RLDV</sub>	data valid time after RD LOW		-	22	-	22	ns
t <sub>SHRL</sub>	CS HIGH until next ISP1181B RD		60	-	120	-	ns
t <sub>SHRL</sub> + t <sub>RLRH</sub>	read cycle time		90	-	180	-	ns
Write timing (s	see <u>Figure 19</u> )						
t <sub>WHAX</sub>	address hold time after WR HIGH		1	-	1	-	ns
t <sub>AVWL</sub>	address setup time before $\overline{\text{WR}}$ LOW		0	-	0	-	ns
t <sub>SHWL</sub>	CS HIGH until next ISP1181B WR		60	-	120	-	ns
t <sub>SHWL</sub> + t <sub>WLWH</sub>	write cycle time		90/180[1]	-	180	-	ns
t <sub>WLWH</sub>	WR pulse width		22	-	22	-	ns
t <sub>WHSH</sub>	chip deselect time after WR HIGH		0	-	0	-	ns
t <sub>DVWH</sub>	data setup time before WR HIGH		5	-	5	-	ns
t <sub>WHDZ</sub>	data hold time after WR HIGH		3	-	3	-	ns
ALE timing (se	ee <mark>Figure 20</mark> )						
t <sub>LH</sub>	ALE pulse width		20	-	20	-	ns
t <sub>AVLL</sub>	address setup time before ALE LOW		10	-	10	-	ns
t <sub>LLAX</sub>	address hold time after ALE LOW	reading	0	10	0	10	ns
		writing	0	-	0	-	ns


<sup>[1]</sup> Commands Acknowledge Setup, Clear Buffer, Validate Buffer and Write Endpoint Configuration require 180 ns to complete.

CD00222684 © ST-ERICSSON 2010. All rights reserved.





Downloaded from Arrow.com.




## 20.1.2 Access cycle timing

Table 58. Dynamic characteristics: access cycle timing


Symbol	Parameter	Conditions	8-bit bu	s	16-bit b	ous	Unit
			Min	Max	Min	Max	
Write comm	nand + write data (see Figure 21	and Figure 22)					
T <sub>cy(WC-WD)</sub>	cycle time for write command, then write data		100[1]	-	205	-	ns
T <sub>cy(WD-WD)</sub>	cycle time for write data		90	-	205	-	ns
$T_{cy(WD-WC)}$	cycle time for write data, then write command		90	-	205	-	ns
Write comm	nand + read data (see <u>Figure 23</u>	and <u>Figure 24</u> )					
$T_{cy(WC-RD)}$	cycle time for write command, then read data		100[1]	-	205	-	ns
T <sub>cy(RD-RD)</sub>	cycle time for read data		90	-	205	-	ns
$T_{cy(RD-WC)}$	cycle time for read data, then write command		90	-	205	-	ns


[1] Commands Acknowledge Setup, Clear Buffer, Validate Buffer and Write Endpoint Configuration require 180 ns to complete.




CD00222684 © ST-ERICSSON 2010. All rights reserved.

Downloaded from Arrow.com.







# 20.1.3 DMA timing: single-cycle mode


Table 59. Dynamic characteristics: single-cycle DMA timing

Symbol	Parameter	Conditions	8-bit b	8-bit bus		16-bit bus	
			Min	Max	Min	Max	
8237 comp	atible mode (see Figure 25)						
t <sub>ASRP</sub>	DREQ off after DACK on		-	40	-	40	ns
T <sub>cy(DREQ)</sub>	cycle time signal DREQ		90	-	180	-	ns
CD00222684					(6)	ST-ERICSSON 20	10. All rights reserve



Table 59. Dynamic characteristics: single-cycle DMA timing ...continued

Symbol	Parameter	Conditions	8-bit bus		16-bit bu	s	Unit
			Min	Max	Min	Max	
Read in DAC	K-only mode (see Figure 26)						
t <sub>ASRP</sub>	DREQ off after DACK on		-	40	-	40	ns
t <sub>ASAP</sub>	DACK pulse width		25	-	25	-	ns
t <sub>ASAP</sub> + t <sub>APRS</sub>	DREQ on after DACK off		90	-	180	-	ns
t <sub>ASDV</sub>	data valid after DACK on		-	22	-	22	ns
t <sub>APDZ</sub>	data hold after DACK off		-	3	-	3	ns
Write in DAC	K-only mode (see Figure 27)						
t <sub>ASRP</sub>	DREQ off after DACK on		-	40	-	40	ns
t <sub>ASAP</sub> + t <sub>APRS</sub>	DREQ on after DACK off		90	-	180	-	ns
t <sub>DVAP</sub>	data setup before DACK off		5	-	5	-	ns
t <sub>APDZ</sub>	data hold after DACK off		3	-	3	-	ns
Single-cycle	EOT (see Figure 28)						
t <sub>RSIH</sub>	input RD/WR HIGH after DREQ on		22	-	22	-	ns
t <sub>IHAP</sub>	DACK off after input RD/WR HIGH		0	-	0	-	ns
t <sub>EOT</sub>	EOT pulse width	EOT on; DACK on; RD/WR LOW	22	-	22	-	ns
t <sub>RLIS</sub>	input EOT on after RD LOW		-	22	-	89	ns
t <sub>WLIS</sub>	input EOT on after $\overline{\text{WR}}$ LOW		-	22	-	89	ns



CD00222684 © ST-ERICSSON 2010. All rights reserved.


**Product data sheet** 


MGS795


55 of 68



## Full-speed USB peripheral controller







- (1)  $t_{ASRP}$  starts from  $\overline{DACK}$  or  $\overline{RD/WR}$  going LOW, whichever occurs later.
- (2) The  $\overline{RD}/\overline{WR}$  signals are not used in DACK-only DMA mode.
- (3) The EOT condition is considered valid if  $\overline{DACK}$ ,  $\overline{RD}/\overline{WR}$  and  $\overline{EOT}$  are all active (= LOW).

Fig 28. EOT timing in single-cycle DMA mode.


CD00222684 © ST-ERICSSON 2010. All rights reserved. Rev. 05 — 25 August 2010



# 20.1.4 DMA timing: burst mode


Table 60. Dynamic characteristics: burst mode DMA timing

Symbol	Parameter	Conditions	8-bit bu	ıs	16-bit b	16-bit bus	
			Min	Max	Min	Max	
Burst (see	Figure 29)						
t <sub>RSIH</sub>	input RD/WR HIGH after DREQ on		22	-	22	-	ns
t <sub>ILRP</sub>	DREQ off after input $\overline{\text{RD}}/\overline{\text{WR}}$ LOW		-	60	-	60	ns
t <sub>IHAP</sub>	DACK off after input RD/WR HIGH		0	-	0	-	ns
t <sub>IHIL</sub>	DMA <u>burst</u> repeat interval (input RD/WR HIGH to LOW)		90	-	180	-	ns
<b>Burst EOT</b>	(see Figure 30)						
t <sub>EOT</sub>	EOT pulse width	EOT on; DACK on; RD/WR LOW	22	-	22	-	ns
t <sub>ISRP</sub>	DREQ off after input EOT on		-	40	-	40	ns
t <sub>RLIS</sub>	input EOT on after RD LOW		-	22	-	89	ns
t <sub>WLIS</sub>	input EOT on after WR LOW		-	22	-	89	ns




**Product data sheet** 






# 21. Application information

# 21.1 Typical interface circuits



**Product data sheet** 





CD00222684 © ST-ERICSSON 2010. All rights reserved.

#### 21.2 Interfacing ISP1181B with an H8S/2357 microcontroller

This section gives a summary of the ISP1181B interface with a H8S/2357 (or compatible) microcontroller. Aspects discussed are: interrupt handling, address mapping, DMA and I/O port usage for suspend and remote wake-up control. A typical interface circuit is shown in Figure 31.

#### 21.2.1 Interrupt handling

- ISP1181B: program the Hardware Configuration register to select an active LOW level for output INT (INTPOL = 0, see Table 20)
- H8S/2357: program the IRQ Sense Control Register (ISCRH and ISCRL) to specify low-level sensing for the IRQ input.

## 21.2.2 Address mapping in H8S/2357

The H8S/2357 bus controller partitions its 16 Mbyte address space into eight areas (0 to 7) of 2 Mbyte each. The bus controller will activate one of the outputs CS0 to CS7 when external address space for the associated area is accessed.

The ISP1181B can be mapped to any address area, allowing easy interfacing when the ISP1181B is the only peripheral in that area. If in the example circuit for bus configuration mode 0 (see Figure 31) the ISP1181B is mapped to address FFFF08H (in area 7), output CS7 of the H8S/2357 can be directly connected to input CS of the ISP1181B.

The external bus specifications, bus width, number of access states and number of program wait states can be programmed for each address area. The recommended settings of H8S/2357 for interfacing the ISP1181B are:

- 8-bit bus in Bus Width Control Register (ABWCR)
- enable wait states in Access State Control Register (ASTCR)
- 1 program wait state in the Wait Control Register (WCRH and WCRL).

#### **21.2.3 Using DMA**

The ISP1181B can be configured for several methods of DMA with the H8S/2357 and other devices. The interface circuit in <u>Figure 31</u> shows an example of the ISP1181B working with the H8S/2357 in single-address DACK-only DMA mode. External devices are not shown.

For single-address DACK-only mode, firmware must program the following settings:

- ISP1181B:
  - program the DMA Counter register with the total transfer byte count
  - program the Hardware Configuration Register to select active level LOW for DREQ and DACK
  - select the target endpoint and transfer direction
  - select DACK-only mode and enable DMA transfer.

CD00222684 © ST-ERICSSON 2010. All rights reserved.



#### 21.2.4 Using H8S/2357 I/O Ports

In the interface circuit of Figure 31 pin P1.1 of the H8S/2357 is configured as a general purpose output port. This pin drives the ISP1181B's WAKEUP input to generate a remote wake-up.


The H8S/2357 has 3 registers to configure port 1: Port 1 Data Direction Register (P1DDR), Port 1 Data Register (P1DR) and Port 1 Register (PORT1). Only registers P1DDR and P1DR must be configured, register PORT1 is only used to read the actual levels on the port pins.

#### • H8S/2357:

- select pin P1.1 to be an output in register P1DDR
- program the desired bit value for P1.1 in register P1DR.

## 22. Test information

The dynamic characteristics of the analog I/O ports (D+ and D-) as listed in Table 56, were determined using the circuit shown in Figure 33.



CD00222684 Rev. 05 — 25 August 2010


Product data sheet

# 23. Package outline

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1

62 of 68



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

**Product data sheet** 

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT362-1		MO-153				<del>-99-12-27</del> 03-02-19	
			l	l		10 02 10	

Fig 34. TSSOP48 package outline.

CD00222684 © ST-ERICSSON 2010. All rights reserved. Rev. 05 — 25 August 2010

#### HVQFN48: plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 x 7 x 0.85 mm

SOT619-2

63 of 68




Fig 35. HVQFN48 package outline.

**Product data sheet** 

CD00222684 © ST-ERICSSON 2010. All rights reserved. Rev. 05 — 25 August 2010



# 24. Revision history

# Table 61. Revision history

Revision	Release date	Data sheet status	Change notice
5	20100825	Product data sheet	-
Modifications:	<ul> <li>Table 2 "Pin description": package.</li> </ul>	added description on exposed die pad	GND pin for the HVQFN
4	20090929	Product data sheet	-
3	20090123	Product data sheet	-
02 (9397 750 13958)	20041207	Product data	200412003
01 (9397 750 09566)	20020703	Product data	-





# 25. Tables

Table 1.	Ordering information	.2
Table 2.	Pin description	.5
Table 3.	Bus configuration modes	11
Table 4.	Endpoint access and programmability 1	12
Table 5.	Programmable FIFO size	
Table 6.	Memory configuration example	13
Table 7.	Endpoint selection for DMA transfer	15
Table 8.	8237 compatible mode: pin functions	16
Table 9.	DACK-only mode: pin functions	17
Table 10.	Summary of EOT conditions for a bulk	
	endpoint	19
Table 11.	Recommended EOT usage for isochronous	
	endpoints1	19
Table 12.	Summary of control bits	22
Table 13.	Command and register summary	23
Table 14.	Endpoint Configuration Register: bit allocation 2	26
Table 15.	Endpoint Configuration Register: bit	
	description	26
Table 16.	Address Register: bit allocation	
Table 17.	Address Register: bit description	26
Table 18.	Mode Register: bit allocation	
Table 19.	Mode Register: bit description	27
Table 20.	Hardware Configuration Register: bit	
	allocation	28
Table 21.	Hardware Configuration Register: bit	
	description	28
Table 22.	Interrupt Enable Register: bit allocation	
Table 23.	Interrupt Enable Register: bit description 2	
Table 24.	DMA Configuration Register: bit allocation 3	30
Table 25.	DMA Configuration Register: bit description 3	30
Table 26.	DMA Counter Register: bit allocation	31
Table 27.	DMA Counter Register: bit description3	31
Table 28.	Endpoint FIFO organization	32
Table 29.	Example of endpoint FIFO access (8-bit bus	
	width)	33
Table 30.	Example of endpoint FIFO access (16-bit bus	
	width)	
Table 31.	Endpoint Status Register: bit allocation 3	33
Table 32.	Endpoint Status Register: bit description 3	34
Table 33.	Endpoint Status Image Register: bit allocation 3	35
Table 34.	Endpoint Status Image Register: bit	
	description	
Table 35.	Error Code Register: bit allocation	36
Table 36.	Error Code Register: bit description	
Table 37.	Transaction error codes	36
Table 38.	Lock Register: bit allocation	37
Table 39.	Lock Register: bit description	37
Table 40.	Scratch Information Register: bit allocation 3	38
Table 41.	Scratch Information Register: bit description 3	38
Table 42.	Frame Number Register: bit allocation3	38
Table 43.	Frame Number Register: bit description 3	38
Table 44.	Example of Frame Number Register access (8-b	
	bus width)	39
Table 45.	Example of Frame Number Register access	
	(16-bit bus width)	
Table 46.	Chip ID Register: bit allocation	39

Table 47.	Chip ID Register: bit description 39
Table 48.	Interrupt Register: bit allocation40
	Interrupt Register: bit description 40
	Absolute maximum ratings 45
	Recommended operating conditions45
	Static characteristics; supply pins 46
	Static characteristics: digital pins46
	Static characteristics: analog I/O pins
	(D+, D-)[1]
Table 55.	Dynamic characteristics48
Table 56.	Dynamic characteristics: analog I/O pins
	(D+, D-)[1]
Table 57.	Dynamic characteristics: parallel interface
	timing50
Table 58.	Dynamic characteristics: access cycle timing . 52
Table 59.	Dynamic characteristics: single-cycle DMA
	timing53
Table 60.	Dynamic characteristics: burst mode DMA
	timing56
Table 61.	Revision history

© ST-ERICSSON 2010. All rights reserved.





# 26. Figures

Fig 1.	Block diagram
Fig 2.	Pin configuration TSSOP48
Fig 3.	Pin configuration HVQFN48 5
Fig 4.	ISP1181B in 8237 compatible DMA mode 16
Fig 5.	ISP1181B in DACK-only DMA mode 18
Fig 6.	Suspend and resume timing21
Fig 7.	SUSPEND and WAKEUP signals in a powered-off
	modem application
Fig 8.	Interrupt logic
Fig 9.	ISP1181B with a 4.0 V to 5.5 V supply 42
Fig 10.	ISP1181B with a 3.0 V to 3.6 V supply 42
Fig 11.	Typical oscillator circuit
Fig 12.	Oscillator and LazyClock logic
Fig 13.	CLKOUT signal timing at 'suspend' and
	'resume'
Fig 14.	Power-on reset timing
Fig 15.	Source differential data-to-EOP transition skew and
	EOP width
Fig 16.	Receiver differential data jitter
Fig 17.	Receiver SE0 width tolerance
Fig 18.	Parallel interface read timing (I/O and 8237
	compatible DMA)
Fig 19.	Parallel interface write timing (I/O and 8237
	compatible DMA)
Fig 20.	ALE timing
Fig 21.	Write command + write data cycle timing52
Fig 22.	Write data + write command cycle timing53
Fig 23.	Write command + read data cycle timing 53
Fig 24.	Read data + write command cycle timing 53
Fig 25.	DMA timing in 8237 compatible mode 54
Fig 26.	DMA read timing in DACK-only mode55
Fig 27.	DMA write timing in DACK-only mode 55
Fig 28.	EOT timing in single-cycle DMA mode55
Fig 29.	Burst mode DMA timing
Fig 30.	EOT timing in burst mode DMA
Fig 31.	Typical interface circuit for bus configuration mode 0
	(shared ports: 16-bit PIO, 16-bit DMA)58
Fig 32.	Typical interface circuit for bus configuration mode 2
	(shared ports: 8-bit PIO, 8-bit DMA)59
Fig 33.	Load impedance for D+ and D- pins 61
Fig 34.	TSSOP48 package outline
Fig 35.	HVQFN48 package outline63

CD00222684 © ST-ERICSSON 2010. All rights reserved. Rev. 05 — 25 August 2010

**Product data sheet** 





# 27. Contents

1	General description	. 1	12.2.1	Write/Read Endpoint Buffer	
2	Features	. 1	12.2.2	Read Endpoint Status	
3	Applications		12.2.3	Stall Endpoint/Unstall Endpoint	
4	Ordering information		12.2.4	Validate Endpoint Buffer	
	<del>-</del>		12.2.5	Clear Endpoint Buffer	
5	Block diagram		12.2.6	Check Endpoint Status	35
6	Pinning information		12.2.7	Acknowledge Setup	
6.1	Pinning		12.3	General commands	
6.2	Pin description	. 5	12.3.1	Read Endpoint Error Code	
7	Functional description	. 9	12.3.2	Unlock Device	
7.1	Analog transceiver	. 9	12.3.3	Write/Read Scratch Register	
7.2	ST-Ericsson Serial Interface Engine (SIE)		12.3.4	Read Frame Number	
7.3	Memory Management Unit (MMU) and integrat		12.3.5	Read Chip ID	
	RAM		12.3.6	Read Interrupt Register	39
7.4	SoftConnect		13	Interrupts	40
7.5	GoodLink		14	Power supply	
7.6	Bit clock recovery		15	Crystal oscillator and LazyClock	
7.7	Voltage regulator			-	
7.8	PLL clock multiplier		16	Power-on reset	
7.9	Parallel I/O (PIO) and Direct Memory Access		17	Limiting values	45
-	(DMA) interface	10	18	Recommended operating conditions	45
8	Modes of operation		19	Static characteristics	46
9	Endpoint descriptions		20	Dynamic characteristics	48
<b>9</b> .1	Endpoint access		20.1	Timing	
9.2	Endpoint FIFO size		20.1.1	Parallel I/O timing	
9.2 9.3	Endpoint initialization		20.1.2	Access cycle timing	
9.4	Endpoint I/O mode access		20.1.3	DMA timing: single-cycle mode	
9. <del>4</del> 9.5			20.1.4	DMA timing: burst mode	
	Special actions on control endpoints		21	Application information	
10	DMA transfer		21.1	Typical interface circuits	
10.1	Selecting an endpoint for DMA transfer		21.1	Interfacing ISP1181B with an H8S/2357	50
10.2	8237 compatible mode		21.2	microcontroller	60
10.3	DACK-only mode		21.2.1	Interrupt handling	
10.4	End-Of-Transfer conditions		21.2.2	Address mapping in H8S/2357	
10.4.1 10.4.1.1	Bulk endpoints		21.2.3	Using DMA	
			21.2.4	Using H8S/2357 I/O Ports	
10.4.1.2 10.4.1.3	•		22	Test information	
10.4.1.3	Short packet				
	·		23	Package outline	
11	Suspend and resume		24	Revision history	
11.1	Suspend conditions		25	Tables	65
11.1.1	Powered-off application		26	Figures	66
11.2	Resume conditions		27	Contents	
11.3	Control bits in suspend and resume	22			٠.
12	<b> </b>	23			
12.1	Initialization commands				
12.1.1	Write/Read Endpoint Configuration				
12.1.2		26			
12.1.3	Write/Read Mode Register				
12.1.4	Write/Read Hardware Configuration				
12.1.5	Write/Read Interrupt Enable Register				
12.1.6	Write/Read DMA Configuration				
12.1.7	Write/Read DMA Counter				
12.1.8	Reset Device				
12.2	Data flow commands	32			

CD00222684

© ST-ERICSSON 2010. All rights reserved.



#### Please Read Carefully:

The contents of this document are subject to change without prior notice. ST-Ericsson makes no representation or warranty of any nature whatsoever (neither expressed nor implied) with respect to the matters addressed in this document, including but not limited to warranties of merchantability or fitness for a particular purpose, interpretability or interoperability or, against infringement of third party intellectual property rights, and in no event shall ST-Ericsson be liable to any party for any direct, incidental and or consequential damages and or loss whatsoever (including but not limited to monetary losses or loss of data), that might arise from the use of this document or the information in it.

ST-Ericsson and the ST-Ericsson logo are trademarks of the ST-Ericsson group of companies or used under a license from STMicroelectronics NV or Telefonaktiebolaget LM Ericsson.

All other names are the property of their respective owners.

© ST-Ericsson, 2010 - All rights reserved

Contact information at www.stericsson.com under Contacts

www.stericsson.com

CD00222684 © ST-ERICSSON 2010. All rights reserved.