
LTR A										IONS										
А					Ĺ	DESCR	RIPTIO	N					C) ATE (YR-MO-D	A)		APPF	ROVED	
	Chan	ges in a	accorda	ance wi	ith NOF	२ 5962-	R154-9	97.						96-1	12-13		М	onica L	Poelk	ing
В					Add d out G		lass V	criteria	ı. Chai	nges to	table I		00-01-25			R	Raymond Monnin			
С	Add case outline X. Add delta limits for class V devices. Editorial changes throughout GAP							00-0	07-31		R	Raymond Monnin								
D	Changes the delta limit for V_{OH} parameter in table III. Update the boilerplate to latest MIL-PRF-38535 requirements CFS								01-0	01-17		Т	Thomas M. Hess							
E	Add c	ase ou	tline Z.	- JAK										01-0	07-23		Т	homas	s M. He	SS
F	to incl		diation							date the al chang		plate		05-0	04-21		Т	homas	s M. He	SS
G		e radia cument.			assura	ance br	bilerpla	te requ	iremen	nts. Ado	з арреі	ndix A		07-0	04-18		1	homas	s M. He	SS
												_								
REV																				
REV SHEET																				
	G	G	G	G	G	G	G	G	G	G										
SHEET	G 15	G 16	G 17	G 18	G 19	G 20	G 21	G 22	G 23	G G 24										
SHEET REV SHEET REV STATUS	-	-	_	_	19	_	-		-	-	G	G	G	G	G	G	G	G	G	G
SHEET REV SHEET	-	-	_	18 REV SHEI	19 ET	20	21	22	23	24	G 5	G 6	G 7	G 8	G 9	G 10	G 11	G 12	G 13	G 14
SHEET REV SHEET REV STATUS	-	-	_	18 REV SHEI PREF Jeff	19 ET PARED ery Tur	20 BY nstall	21 G	22 G	23 G	24 G	5	6 EFEN	7 ISE SI	8 UPPL	9 .Y CE , OHI0	10 NTER 0 432	11 R COL 218-39	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15 NDAI	16 RD	17	18 REV SHEI PREF Jeff	19 ET PARED	20 BY nstall BY	21 G	22 G	23 G	24 G	5	6 EFEN	7 ISE SI	8 UPPL	9 .Y CE	10 NTER 0 432	11 R COL 218-39	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC	15 NDAI	16 RD CUIT	17	18 REV SHEE PREF Jeffi CHEC D. A	19 ET PARED Fery Tur CKED E	20 BY nstall BY enzo BY	21 G	22 G	23 G	24 G 4 MIC	5 DI ROCI	6 EFEN C(7 ISE S DLUN http T, DI	8 UPPL IBUS D://ww	9 .Y CE , OHIO vw.ds	10 INTER O 432 Scc.dla	11 218-39 a.mil	12 .UMB 990	13 US	14 AL
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC	15 NDAI OCIRO WIN NG IS A LL DEP	16 RD CUIT G VAILAE	17 BLE ENTS	18 REV SHEF Jeffi CHEC D. A APPR Micl	19 ET PARED ery Tur CKED E A. DiCe	20 BY nstall BY Frye APPRO	21 G 1	22 G 2	23 G	24 G 4 MIC BIDI	5 DI ROCI REC	6 EFEN CC	7 ISE Si DLUW http T, DIC	8 BUPPL BUS D://ww GITAL	9 .Y CE , OHIO vw.ds	10 INTER O 432 SCC.dla VANC ER WI	11 218-39 a.mil	12 .UMB 990	13 US	14 AL
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR USE BY A	15 NDAI OCIRO WIN NG IS A LL DEP NCIES (16 RD CUIT G VAILAR ARTMI DF THE	3LE ENTS	18 REV SHEI PREF Jeffi CHEC D. A APPR Micl DRAV	19 ET PARED ery Tur CKED E A. DiCe ROVED hael A.	20 BY nstall 3Y Frye APPRO 88-0	21 G 1	22 G 2	23 G	24 G 4 MIC BIDI OUT	5 DI ROCI REC	6 EFEN CC RCUI TIONA S, MC	7 ISE Si DLUW http T, DIC	8 UPPL BUS D://ww GITAL ANS(ITHIC	9 .Y CE , OHIO vw.ds _, AD\ CEIVE	10 INTER O 432 Scc.dla ZANC ER WI CON	11 218-39 a.mil	12 .UMB 990 MOS, HREE	13 US OCT	14 AL

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:

For device classes M and Q:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01 02		Octal bidirectional transceiver with three-state outputs Octal bidirectional transceiver with three-state outputs

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class Device requirements documentation									
М		Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A							
Q or V	Certification and	l qualification to I	MIL-PRF-38535						
STANDARD MICROCIRCUIT DR		SIZE A		5962-87758					
DEFENSE SUPPLY CENTER COLUMBUS, OHIO 432	R COLUMBUS		REVISION LEVEL G	SHEET 2					
DSCC FORM 2234 APR 97									

1.2.4 <u>Case outline(s)</u> . Th	e case outline(s) are as designated in	MIL-STD-1835 and as	s follows:
Outline letter	Descriptive designator	Terminals	Package style
R S X Z 2 125 Lead finish The lea	GDIP1-T20 or CDIP2-T20 GDFP2-F20 or CDFP3-F20 See figure 1 GDFP1-G20 CQCC1-N20 ad finish is as specified in MIL-PRF-38	20 20 20 20 20 20	Dual-in-line Flat pack Flat pack Flat pack with gullwing Square leadless chip carrier
appendix A for device class			
1.3 Absolute maximum ra	<u>itings. 1/ 2/ 3</u> /		
DC input voltage ran DC output voltage ran Clamp diode current DC output current (p DC V_{CC} or GND curr Maximum power diss Storage temperature Lead temperature (s Case outline X Other case outline Thermal resistance, Junction temperature	$e (V_{CC}) \dots e (V_{IN}) \dots e (I_{IK}, I_{OK}) \dots e (I_{IK}, I_{OK}) \dots e (I_{DUT}) \dots e $		-0.5 V dc to V _{CC} + 0.5 V dc -0.5 V dc to V _{CC} + 0.5 V dc ±20 mA ±50 mA ±50 mA 4/ 500 mW -65°C to +150°C +260°C +245°C See MIL-STD-1835
	e (V _{CC})		+2 0 V dc to +6 0 V dc
Input voltage range (Output voltage range	(V _{IN}) e (V _{OUT})		0.0 V dc to V _{CC}
	V		
Case operating temp	perature range (T _C)	······································	-55°C to +125°C
1.5 Radiation features.			
	rate = 50 – 300 rads (Si)/s) h-up (SEL)		300 krads (Si) ≥ 93 MeV-cm ² /mg
 maximum levels may de 2/ Unless otherwise specif 3/ The limits for the param of -55°C to +125°C. 4/ For devices with multiple 5/ Maximum junction temp accordance with method 6/ Operation from 2.0 V do retention implies no input 	olute maximum rating may cause perregrade performance and affect reliabilitied, all voltages are referenced to GN eters specified herein shall apply over V_{CC} or GND pins, this value represe erature shall not be exceeded except d 5004 of MIL-STD-883. to 3.0 V dc is provided for compatibilities transition and no stored data loss wat -20 μ A, $V_{OL} \le 30\%$ of V_{CC} at 20 μ A.	ity. D. The full specified V_{CC} nts the total V_{CC} or GN for allowable short dur ity with data retention a	range and case temperature range ID current. ration burn-in screening conditions in and battery back-up systems. Data

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of semiconductor Devices.

(Copies of these documents are available online at http://www.astm.org or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA, 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.1.1 <u>Microcircuit die</u>. For the requirements of microcircuit die, see appendix A to this document.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	4

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	5

Test and MIL-STD-883	Symbol	Test conditions $2/3/$ -55°C ≤ T _C ≤ +125°C	Device type	V _{CC}	Group A subgroups	Limi	ts <u>4</u> /	Uni	
test method <u>1</u> /		+3.0 V \leq V _{CC} \leq +5.5 V unless otherwise specified	and device class			Min	Max		
Positive input clamp voltage 3022	V _{IC+}	For input under test, I _{IN} = 1.0 mA	All V	0.0 V	1	0.4	1.5	V	
Negative input clamp voltage 3022	V _{IC-}	For input under test, I _{IN} = -1.0 mA	All V	Open	1	-0.4	-1.5	V	
High level output	V _{OH}	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	All	3.0 V	1, 2, 3	2.9		V	
voltage 3006	<u>5</u> /	I _{OH} = -50 μA	All	4.5 V		4.4			
				5.5 V		5.4			
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -12$ mA	All	3.0 V	1	2.56		1	
			All		2, 3	2.4		1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -24$ mA	All All	4.5 V	1	3.86		4	
		1 _{0H} – -24 mA	All		2, 3	3.70		_	
				5.5 V	1	4.86			
					2, 3	4.70			
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -50$ mA	All All	5.5 V	1, 2, 3	3.85			
ow level output voltage 3007	V _{OL}	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	All	3.0 V	1, 2, 3		0.1	V	
	<u>5</u> /	I _{OL} = 50 μA	All	4.5 V			0.1]	
				5.5 V			0.1		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	All	3.0 V	1		0.36		
		I _{OL} = 12 mA	All		2, 3		0.50		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum		4.5 V	1		0.36		
		I _{OL} = 24 mA	All		2, 3		0.50	-	
				5.5 V	1		0.36		
							2, 3		0.50
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 50$ mA	All All	5.5 V	1, 2, 3		1.65		
ligh level input	VIH		All	3.0 V	1, 2, 3	2.1		V	
voltage	<u>6</u> /		All	4.5 V		3.15			
				5.5 V		3.85			
ow level input	V _{IL}		All	3.0 V	1, 2, 3		0.9	V	
voltage	<u>6</u> /		All	4.5 V			1.35	1	
				5.5 V			1.65		
See footnotes at end	d of table.								
MICR	STANE		SIZE A			5	5962-87	758	
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS									

Test and MIL-STD-883	Symbol	Test condit -55°C \leq T _C	≤ +125°C	Device type	V _{CC}	Group A subgroups	Limi	ts <u>4</u> /	Unit						
test method <u>1</u> /		+3.0 V \leq V_{CC} \leq +5.5 V unless otherwise specified		and device class			Min	Max							
Input leakage	I _{IH}	For input under tes		All	5.5 V	1		0.1	μA						
current high 3010		For all other inputs V _{IN} = V _{CC} or GND		All		2, 3		1.0							
Input leakage	I _{IL}	For input under tes		All	5.5 V	1		-0.1	μA						
current low 3009		For all other inputs V _{IN} = V _{CC} or GND		All		2, 3		-1.0							
Quiescent supply	I _{CCH}	$V_{IN} = V_{CC}$ or GND		All All	5.5 V	1		4.0	μA						
current, output high 3005						2, 3		80.0							
			M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1		50.0							
Quiescent supply	I _{CCL}	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		4.0	μA						
current, output low 3005				All		2, 3		80.0							
						M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1		50.0				
Quiescent supply current, output three-state 3005	I _{ccz}	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		4.0	μA						
				All		2, 3		80.0							
			M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1		50.0							
Three-state output leakage current	I _{OZH}	I _{OZH}	I _{OZH}	I _{OZH}	I _{OZH}	$V_{IN} = V_{CC}$ or GND $V_{OUT} = V_{CC}$		01 All	5.5 V	1, 2, 3		10.0	μA		
high 3021				02	-	1		0.5	-						
0021				All		2, 3		10.0							
										M, D, P, L, R, F	02 Q, V	5.5 V	1		5.0
Three-state output leakage current	I _{OZL}	$V_{IN} = V_{CC}$ or GND $V_{OUT} = GND$		01 All	5.5 V	1, 2, 3		-10.0	μA						
low 3020				02		1		-0.5							
0020				All		2, 3		-10.0	1						
			M, D, P, L, R, F	02 Q, V	5.5 V	1		-5.0							
Input capacitance 3012	C _{IN}	T _C = +25°C See 4.4.1c		All All	GND	4		12	pF						
Power dissipation capacitance	С _{РD} <u>8</u> /	T _c = +25°C f = 1 MHz See 4.4.1c		All All	5.0 V	4		55	pF						

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	7

		TABLE IA. Electrical performa	nce characteristics	<u>s</u> - Contir	nued.			
Test and MIL-STD-883	Symbol	Test conditions $2/2$ / $3/-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Device type	V _{cc}	Group A subgroups	Lim	iits <u>4</u> /	Unit
test method <u>1</u> /		+3.0 V \leq V _{CC} \leq +5.5 V unless otherwise specified	and device class			Min	Max	
Functional tests	<u>9</u> /	$V_{IN} = V_{IH} \text{ or } V_{IL}$	All	3.0 V	7, 8	L	н	
3014		Verify output V _{OUT} See 4.4.1b	All	5.5 V	7, 8	L	Н	
Propagation delay		C _L = 50 pF minimum	01	3.0 V	9	1.0	8.5	ns
time, An to Bn or Bn to An	<u>10</u> /	$\frac{10}{\text{R}_{\text{L}}} = 500\Omega$ See figure 5	All		10, 11	1.0	10.0	
3003				4.5 V	9	1.0	6.0	
					10, 11	1.0	7.5	
			02	3.0 V	9	1.0	9.5	
			All		10, 11	1.0	11.0	
				4.5 V	9	1.0	7.5	
					10, 11	1.0	8.5	
	t _{PLH}		All	3.0 V	9	1.0	8.5	
	<u>10</u> /		All		10, 11	1.0	11.5	
				4.5 V	9	1.0	6.5	
					10, 11	1.0	8.5	
Propagation delay	t _{PHZ}	$C_L = 50 \text{ pF} \text{ minimum}$	All	3.0 V	9	1.0	12.0	ns
time, output disable, OE to	<u>10</u> /	$R_L = 500\Omega$ See figure 5	All		10, 11	1.0	13.5	
An or Bn				4.5 V	9	1.0	9.0	
3003		-			10, 11	1.0	10.5	
	t _{PLZ}		All	3.0 V	9	1.0	11.5	-
	<u>10</u> /				10, 11	1.0	14.0	
				4.5 V	9	1.0	9.0	
					10, 11	1.0	10.5	
Propagation delay	t _{PZH}	$C_L = 50 \text{ pF}$ minimum	All	3.0 V	9	1.0	11.5	ns
time, output enable, \overline{OE} to	<u>10</u> /	$R_L = 500\Omega$ See figure 5	All	4.5 V	10, 11	1.0	13.5	-
An or Bn		-			9	1.0	8.5	
3003					10, 11	1.0	10.0	_
	t _{PZL} <u>10</u> /		All	3.0 V	9	1.0	12.0	-
	<u>10</u> /		7.01		10, 11	1.0	14.5	
				4.5 V	9	1.0	9.0	
					10, 11	1.0	10.5	
 listed herein. <u>2</u>/ Each input/outp herein. Output 	ut, as appli terminals n e open. Wh	eferenced MIL-STD-883, [e.g. V cable, shall be tested at the spe ot designated shall be high leve nen performing these tests, the o	cified temperature I logic, low level lo	, for the s	specified limits ben, except for	s, to the all I _{CC} t	tests in ta ests, the o	ible IA output
MICD	STAND		SIZE A				5962-87	758
	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS			REVISI	ONIEVEI	SI	HEET	

G

8

COLUMBUS, OHIO 43218-3990

TABLE IA. Electrical performance characteristics - Continued.

- RHA parts for device type 02 of this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. 3/ However, these devices are only tested at the 'F' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25^{\circ}C$.
- For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and 4/ the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table IA, as applicable, at 3.0 V \leq V_{CC} \leq 3.6 V and 4.5 V \leq V_{CC} \leq 5.5 V.
- The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 3.0 V and 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for other values of V_{CC}. Limits shown apply to operation at V_{CC} = 3.3 V ±0.3 V and V_{CC} = 5.0 V ±0.5 V. Tests with input 5/ current at +50 mA or -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for $V_{IN} = V_{IH}$ minimum and V_{IL} maximum.
- <u>6</u>/ The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- The maximum limit for this parameter at 100 krads (Si) is 4 µA. <u>7/</u>
- Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and dynamic current consumption (I_S). 8/ Where: x V_{cc})

$$P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC})f + (I_{CC} \times I_{CC})f + (I_{CC} \times I_{CC})f + I_{CC} \times I_{CC} \times I_{CC} + I_{CC} \times I_{CC} \times I_{CC} + I_{CC} \times I_{$$

 $I_s = (C_{PD} + C_L) V_{CC}f + I_{CC}$ For both P_D and I_s , f is the frequency of the input signal and C_L is the external output load capacitance.

- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For output measurements, $H \ge 0.7 V_{CC}$, $L \le 0.3 V_{CC}$.
- <u>10</u>/ AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. AC limits at V_{CC} = 3.6 V are equal to the limits at V_{CC} = 3.0 V and guaranteed by testing at V_{CC} = 3.0 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

TABLE IB. SEP test limits. 1/ 2/


Device type	SEP	T _C = temperature ±10°C	V _{cc}	Effective LET
02	SEL	+25°C	3.6 V and 5.5 V	\geq 93 MeV-cm ² /mg

For SEP test conditions, see 4.4.4.2 herein.

2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-ofline testing. Test plan must be approved by TRB and qualifying activity.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	9

Case X



Q




FIGURE 1. Case outline.

	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	10

Device types	01 and 02
Case outlines	R, S, X, Z, and 2
Terminal number	Terminal symbol
1	DIR
2	A1
3	A2
4	A3
5	A4
6	A5
7	A6
8	A7
9	A8
10	GND
11	B8
12	В7
13	B6
14	В5
15	B4
16	В3
17	B2
18	B1
19	ŌĒ
20	V _{cc}


FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	11


Inp	uts	Operation	
ŌĒ	DIR	Operation	
L	L	B data to A bus	
L	Н	A data to B bus	
н х		High impedance state	

H = High voltage level L = Low voltage level X = Irrelevant

FIGURE 3. Truth table.



Downloaded from Arrow.com.



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	13

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	14

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in accord	proups dance with 535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1, 7, and deltas.

3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE IIB.	Burn-in and operating	g life test, delta	parameters ((+25°C).	1/

Parameter <u>2</u> /	Symbol	Device type	Delta limits
Quiescent supply current	I _{CCH} , I _{CCL} , I _{CCZ}	02	±300 nA
Input current low level	l _{IL}	02	±20 nA
Input current high level	I _{IH}	02	±20 nA
Output voltage low level (V_{CC} = 5.5 V, I_{OL} = 24 mA)	V _{OL}	02	±0.04 V
Output voltage high level (V_{CC} = 5.5 V, I_{OH} = -24 mA)	V _{OH}	02	±0.20 V

- 1/ This table is representation of what vendor CAGE F8859 has experienced and is guaranteed and not meant to be construed as a quality assurance requirement for any other vendor.
- 2/ These parameters shall be recorded before and after the required burn-in and life tests to determined delta limits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	15

4.4.1 Group A inspection

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table IIA herein.
- c. RHA tests for device classes M, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table IA for subgroups specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	16

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

Device type 02:

- a. Inputs tested high, V_{CC} = 5.5 V dc ±5%, V_{IN} = 5.0 V dc +10%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- b. Inputs tested low, V_{CC} = 5.5 V dc \pm 5%, V_{IN} = 0.0 V, R_{IN} = 1 k $\Omega \pm$ 20%, and all outputs are open.

4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing test shall be performed on classes M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at $25^{\circ}C \pm 5^{\circ}C$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le$ angle \le 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^6$ ions/cm².
- c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be \geq 20 microns in silicon.
- e. The upset test temperature shall be +25°C and the latchup test temperature is maximum rated operating temperature $\pm 10^{\circ}$ C.
- f. Bias conditions shall be defined by the manufacturer for latchup measurements.
- g. For SEP test limits, see table IB herein.
- 4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	17

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA

6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.


- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	18

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

A.1.2 <u>PIN</u>. The PIN is as shown in the following example:



A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
02	54AC245	Octal bidirectional transceiver with three-state outputs

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

Device class

Device requirements documentation

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	19

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u>	Figure number
02	A-1
A.1.2.4.2 Die bonding pad locations and electrical functions.	
<u>Die type</u>	Figure number
02	A-1
A.1.2.4.3 Interface materials.	
<u>Die type</u>	Figure number
02	A-1
A.1.2.4.4 Assembly related information.	
<u>Die type</u>	Figure number
02	A-1

A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.

A.1.4 <u>Recommended operating conditions</u>. See paragraph 1.4 herein for details.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	20

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.

A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.

A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.

A.3.2.3 <u>Interface materials</u>. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.

A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.

A.3.2.5 <u>Truth table</u>. The truth table shall be as defined in paragraph 3.2.3 herein.

A.3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.

A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.

A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	21

A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.

A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 VERIFICATION

A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.

A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:

- a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
- b. 100% wafer probe (see paragraph A.3.4 herein).
- c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.

A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.

A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.


A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	22

Die physical dimensions.

Die size:	2408 x 2250 μm
Die thickness:	285 ±25 μm

Die bonding pad locations and electrical functions.



|--|

Top metallization:	Al Si Cu	0.85 μm
Backside metallization:	None	
Glassivation.		
Type: Thickness:	P. Vapox + Nitrio 0.5 μm – 0.7 μm	
Substrate:	Silicon	
Assembly related information.		
Substrate potential:	Floating or tied t	o GND
Special assembly instructions:	Bond pad #20 (\	/ _{CC}) first

FIGURE A-1 – Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87758
		REVISION LEVEL G	SHEET 24

STANDARD MICROCIRCUIT DRAWING BULLETIN DATE: 07-04-18

Approved sources of supply for SMD 5962-87758 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8775801RA	27014 01295 0C7V7	54AC245DMQB SNJ54AC245J 54AC245DMQB
5962-8775801SA	27014 01295 0C7V7	54AC245FMQB SNJ54AC245W 54AC245FMQB
5962-87758012A	27014 01295 0C7V7	54AC245LMQB SNJ54AC245FK 54AC245LMQB
5962-8775801ZA	27014 0C7V7	54AC245WG-QML 54AC245WG-QML
5962-8775801VRA	01295	SNV54AC245J
5962-8775801VSA	01295	SNV54AC245W
5962-8775801XA	<u>3</u> /	54AC245K02Q
5962-8775801XC	<u>3</u> /	54AC245K01Q
5962-8775801VXA	<u>3</u> /	54AC245K02V
5962-8775801VXC	<u>3</u> /	54AC245K01V
5962-8775802XA	<u>3</u> /	54AC245K02Q
5962-8775802XC	<u>3</u> /	54AC245K01Q
5962-8775802VXA	<u>3</u> /	54AC245K02V
5962-8775802VXC	<u>3</u> /	54AC245K01V
5962F8775802XA	F8859	RHFAC245K02Q
5962F8775802XC	F8859	RHFAC245K01Q
5962F8775802VXA	F8859	RHFAC245K02V
5962F8775802VXC	F8859	RHFAC245K01V
5962F8775802RA	F8859	RHFAC245D04Q
5962F8775802RC	F8859	RHFAC245D03Q
5962F8775802VRA	F8859	RHFAC245D04V
5962F8775802VRC	F8859	RHFAC245D03V
5962F8775802V9A	F8859	AC245DIE2V

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- <u>3/</u> Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090
01295	Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493
F8859	ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2 - France
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.