

March 1990 Revised September 2000

74ACTQ821 Quiet Series™ 10-Bit D-Type Flip-Flop with 3-STATE Outputs

General Description

The ACTQ821 is a 10-bit D-type flip-flop with non-inverting 3-STATE outputs arranged in a broadside pinout. The ACTQ821 utilizes Fairchild's Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features


- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Non-inverting 3-STATE outputs for bus interfacing
- 4 kV minimum ESD immunity
- Outputs source/sink 24 mA


Ordering Code:

Order Number	Package Number	Package Description
74ACTQ821SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACTQ821SP	C N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols





Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ -D ₉	Data Inputs
	Data Outputs
O ₀ -O ₉	Output Enable Input
СР	Clock Input

FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation

DS010686

Functional Description

The ACTQ821 consists of ten-bit D-type edge-triggered lip-flops. The buffered Clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With $\overline{\text{OE}}$ LOW the contents of the flip-flops are available at the outputs. When $\overline{\text{OE}}$ is HIGH the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops.


The ACTQ821 is functionally and pin compatible with the AM29821.

Function Table

I	nputs		Internal	Fatia		
OE	СР	D	Q	0	Function	
Н	~	L	L	Z	High Z	
Н	~	Н	Н	Z	High Z	
L	~	L	L	L	Load	
L	~	Н	Н	Н	Load	

H = HIGH Voltage Level L = LOW Voltage Level

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Z = HIGH Impedance

= LOW-to-HIGH Clock Transition

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) - 0.5V to + 7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{ccc} V_{I} = - \; 0.5 V & - \; 20 \; \text{mA} \\ V_{I} = V_{CC} + 0.5 V & + \; 20 \; \text{mA} \\ DC \; Input \; Voltage \; (V_{I}) & - \; 0.5 V \; to \; V_{CC} + 0.5 V \end{array}$

DC Output Diode Current (I_{OK})

$$\begin{split} \text{V}_{\text{O}} &= -0.5 \text{V} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} \end{split} \qquad -20 \text{ mA} \\ &+ 20 \text{ mA} \end{split}$$

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) \pm 50 mA

Storage Temperature (T $_{STG}$) -65° C to $+150^{\circ}$ C

DC Latch-Up Source

or Sink Current \pm 300 mA

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

Minimum Input Edge Rate $\Delta V/\Delta t$

Minimum Input Edge Rate $\Delta V/\Delta t$ 125 mV/ns

V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to} + 85^{\circ}C$	Units	Conditions	
Cymbol	T drameter	(V)	Тур	Gı	uaranteed Limits	Onno	Containons	
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or V _{CC} – 0.1V	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	8.0	0.8	V	or V _{CC} – 0.1V	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OLIT} = - 50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	V	1 _{OUT} = - 30 μA	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	V	1007 = 30 μΑ	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$	
	Leakage Current			10.1		μΑ	GND	
l _{OZ}	Maximum 3-STATE	5.5		±0.5	±5.0	μΑ	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5		±0.5	±5.0	μΑ	$V_O = V_{CC}$, GND	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min	
Icc	Maximum Quiescent	5.5		8.0	80.0	μА	$V_{IN} = V_{CC}$	
	Supply Current	5.5		0.0	00.0	μΑ	or GND	
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2	
	Maximum Dynamic V _{OL}	3.0	1.1	1.5			(Note 4)(Note 5)	
V _{OLV}	Quiet Output	5.0	- 0.6	- 1.2		V	Figure 1, Figure 2	
	Minimum Dynamic V _{OL}	5.0	- 0.6	- 1.2			(Note 4)(Note 5)	
V _{IHD}	Minimum HIGH Level	5.0	1.9	.9 2.2		V	(Note 4)(Note 6)	
	Dynamic Input Voltage	5.0					(14016 4)(14016 0)	
V _{ILD}	Maximum LOW Level	5.0	1.2	0.8		V	(Note 4)(Note 6)	
	Dynamic Input Voltage	5.0				v	(Note 4)(Note 6)	

DC Electrical Characteristics (Continued)

 $\textbf{Note 2:} \ \textbf{All outputs loaded; thresholds on input associated with output under test.}$

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 6: Maximum number of data inputs (n) switching. (n-1) inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) , f = 1 MHz.

AC Electrical Characteristics

		V _{CC}	$T_A = +25$ °C $C_L = 50 \text{ pF}$			$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF		Units
Symbol	Parameter	(V)						
		(Note 7)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock	5.0	120			110		MHz
	Frequency	3.0	120			110		IVITIZ
t _{PLH}	Propagation Delay	5.0	3.0	6.5	9.5	2.5	10.5	ns
t _{PHL}	CP to O _n	3.0	3.0	0.5	3.5	2.5	10.5	115
t _{PZH}	Output Enable Time	5.0	3.0	7.5	10.5	2.5	11.5	ns
t _{PZL}	OE to O _n	3.0	3.0	3.0 7.3	10.5	2.5	11.5	113
t _{PHZ}	Output Disable Time	5.0	1.0	6.5	8.5	1.0	9.0	ns
t_{PLZ}	OE to O _n	3.0	1.0	6.5	0.5	1.0	9.0	115
toslh	Output to Output Skew	5.0		0.5	1.0		1.0	ns
t _{OSHL}	CP to O _n (Note 8)	5.0		0.5	1.0		1.0	115

Note 7: Voltage Range 5.0 is $5.0V \pm 0.5V$

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements

Symbol	Parameter	v _{cc} (v)		⊦ 25°C 50 pF	$T_A = -40$ °C to $+85$ °C $C_L = 50 \text{ pF}$	Units	
		(Note 9)	Тур	G	uaranteed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP	5.0		3.0	3.0	ns	
t _H	Hold Time, HIGH or LOW D _n to CP	5.0		1.5	1.5	ns	
t _H	CP Pulse Width HIGH or LOW	5.0		4.5	5.5	ns	

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	55.0	pF	V _{CC} = 5.0V

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 10: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note 11: Input pulses have the following characteristics: f = 1 MHz, $t_r = 3$ ns, $t_f = 3$ ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV}:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the
 output begins to oscillate or steps out a min of 2 ns.
 Oscillation is defined as noise on the output LOW level
 that exceeds V_{IL} limits, or on output HIGH levels that
 exceed V_{IH} limits. The input LOW voltage level at which
 oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level V_{IH} until the output begins to oscillate or steps out a min of 2ns.
 Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.