

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



November 1988 Revised September 2003

74AC161 • 74ACT161 Synchronous Presettable Binary Counter

General Description

The AC/ACT161 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The AC/ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW.

Features

- I_{CC} reduced by 50%
- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 125 MHz
- Outputs source/sink 24 mA
- ACT161 has TTL-compatible inputs


Ordering Code:


| Order Number | Package Number | Package Description |
|--------------|----------------|--|
| 74AC161SC | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| 74AC161SJ | M16D | 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74AC161MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74AC161PC | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |
| 74ACT161SC | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| 74ACT161SJ | M16D | 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74ACT161MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74ACT161PC | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram

Logic Symbols





Pin Descriptions

| Pin Names | Description | | | | |
|----------------------|---------------------------------|--|--|--|--|
| CEP | Count Enable Parallel Input | | | | |
| CET | Count Enable Trickle Input | | | | |
| CP | Clock Pulse Input | | | | |
| MR | Asynchronous Master Reset Input | | | | |
| $\frac{P_0-P_3}{PE}$ | Parallel Data Inputs | | | | |
| PE | Parallel Enable Inputs | | | | |
| Q_0-Q_3 | Flip-Flop Outputs | | | | |
| TC | Terminal Count Output | | | | |

FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 2003 Fairchild Semiconductor Corporation

DS009931

Functional Description

The AC/ACT161 count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the AC/ACT161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset, parallel load, count-up and hold. Five control inputs-Master Reset, Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The AC/ACT161 use D-type edge-triggered flip-flops and changing the \overline{PE} , CEP, and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the \overline{CP} to \overline{TC} delay of the first stage, plus the cumulative \overline{CET} to \overline{TC} delays of the intermediate stages, plus the \overline{CET} to \overline{CP} setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle requires 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that lim-

its the clock period is the CP to \overline{TC} delay of the first stage plus the \overline{CEP} to CP setup time of the last stage. The \overline{TC} output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters.


Logic Equations: Count Enable = CEP • CET • \overline{PE} $TC = Q_0 • Q_1 • Q_2 • Q_3 • CET$

Mode Select Table

| PE | CET | CEP | Action on the Rising Clock Edge () |
|----|-----|-----|------------------------------------|
| Х | Х | Х | Reset (Clear) |
| L | Χ | X | Load $(P_n \rightarrow Q_n)$ |
| Н | Н | Н | Count (Increment) |
| Н | L | Χ | No Change (Hold) |
| Н | X | L | No Change (Hold) |

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

State Diagram






FIGURE 1. Multistage Counter with Ripple Carry





FIGURE 2. Multistage Counter with Lookahead Carry



Absolute Maximum Ratings(Note 1)

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{DC Output Diode Current (I}_{\text{OK}}) & -0.5 \text{V}_{\text{CC}} + 0.5 \text{V} \\ \end{array}$

 $V_{O} = -0.5V$ -20 mA $V_{O} = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$

DC Output Source

or Sink Current (I $_{O}$) $\pm 50 \text{ mA}$

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ± 50 mA Storage Temperature (T_{STG}) -65° C to +150 $^{\circ}$ C Junction Temperature (T_{J})

PDIP 140°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

 $\begin{array}{ccc} AC & 2.0 V \text{ to } 6.0 V \\ ACT & 4.5 V \text{ to } 5.5 V \\ \text{Input Voltage (V_I)} & 0 V \text{ to } V_{CC} \\ \text{Output Voltage (V_O)} & 0 V \text{ to } V_{CC} \end{array}$

Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate ($\Delta V/\Delta t$)

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$ from 30% to 70% of $V_{\mbox{\footnotesize{CC}}}$

 $V_{CC} @ 3.3V, 4.5V, 5.5V$ 125 mV/ns

Minimum Input Edge Rate ($\Delta V/\Delta t$)

ACT Devices

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/n:

140°C Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT ™circuits outside databook specifications.

DC Electrical Characteristics for AC

| Symbol | Parameter | v _{cc} | $T_A = +25^{\circ}C$ | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | Units | Conditions | |
|-----------------------------|-------------------------------------|-----------------|----------------------|------|---|-------|---|--|
| Symbol | raiailletei | (V) | Тур | Gu | Guaranteed Limits | | Conditions | |
| V _{IH} | Minimum HIGH Level | 3.0 | 1.5 | 2.1 | 2.1 | | V _{OUT} = 0.1V | |
| | Input Voltage | 4.5 | 2.25 | 3.15 | 3.15 | V | or V _{CC} – 0.1V | |
| | | 5.5 | 2.75 | 3.85 | 3.85 | | | |
| V _{IL} | Maximum LOW Level | 3.0 | 1.5 | 0.9 | 0.9 | | V _{OUT} = 0.1V | |
| | Input Voltage | 4.5 | 2.25 | 1.35 | 1.35 | V | or V _{CC} – 0.1V | |
| | | 5.5 | 2.75 | 1.65 | 1.65 | | | |
| V _{OH} | Minimum HIGH Level | 3.0 | 2.99 | 2.9 | 2.9 | | | |
| | Output Voltage | 4.5 | 4.49 | 4.4 | 4.4 | V | $I_{OUT} = -50 \mu A$ | |
| | | 5.5 | 5.49 | 5.4 | 5.4 | | | |
| | | | | | | | $V_{IN} = V_{IL}$ or V_{IH} | |
| | | 3.0 | | 2.56 | 2.46 | | $I_{OH} = -12 \text{ mA}$ | |
| | | 4.5 | | 3.86 | 3.76 | V | $I_{OH} = -24 \text{ mA}$ | |
| | | 5.5 | | 4.86 | 4.76 | | $I_{OH} = -24 \text{ mA (Note 2)}$ | |
| V _{OL} | Maximum LOW Level | 3.0 | 0.002 | 0.1 | 0.1 | | | |
| | Output Voltage | 4.5 | 0.001 | 0.1 | 0.1 | V | $I_{OUT} = 50 \mu A$ | |
| | | 5.5 | 0.001 | 0.1 | 0.1 | | | |
| | | | | | | | $V_{IN} = V_{IL}$ or V_{IH} | |
| | | 3.0 | | 0.36 | 0.44 | | $I_{OL} = 12 \text{ mA}$ | |
| | | 4.5 | | 0.36 | 0.44 | V | $I_{OL} = 24 \text{ mA}$ | |
| | | 5.5 | | 0.36 | 0.44 | | I _{OL} = 24 mA (Note 2) | |
| I _{IN} | Maximum Input | 5.5 | | ±0.1 | ±1.0 | μА | $V_{I} = V_{CC}$, GND | |
| (Note 4) | Leakage Current | 3.3 | | ±0.1 | ±1.0 | μΛ | VI = VCC, GIVD | |
| I _{OLD} | Minimum Dynamic | 5.5 | | | 75 | mA | V _{OLD} = 1.65V Max | |
| I _{OHD} | Output Current (Note 3) | 5.5 | | | -75 | mA | V _{OHD} = 3.85V Min | |
| I _{CC} (Note 4) | Maximum Quiescent Supply Current | 5.5 | | 4.0 | 40.0 | μА | V _{IN} = V _{CC} or GND | |

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

DC Electrical Characteristics for ACT T_A = +25°C $T_A = -40^{\circ}C$ to $+85^{\circ}C$ ٧cc Symbol Units Conditions Parameter **Guaranteed Limits** (V) Тур V_{IH} Minimum HIGH Level 4.5 1.5 2.0 $V_{OUT} = 0.1V$ 5.5 1.5 2.0 2.0 or $V_{CC} - 0.1V$ V_{IL} Maximum LOW Level 4.5 1.5 0.8 0.8 $V_{OUT} = 0.1V$ 5.5 or $V_{\mbox{\footnotesize CC}} - 0.1 \mbox{\footnotesize V}$ Input Voltage 1.5 0.8 0.8 $I_{OUT} = -50 \mu A$ Minimum HIGH Level 4.5 4.49 4.4 V_{OH} 4.4 5.5 5.49 5.4 Output Voltage 5.4 $V_{IN} = V_{IL}$ or V_{IH} 4.5 3.86 3.76 V $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA (Note 5)}$ 5.5 4.86 4.76 V_{OL} Maximum LOW Level 4.5 0.001 0.1 0.1 $I_{OUT} = 50 \, \mu A$ Output Voltage 0.001 0.1 0.1 $V_{IN} = V_{IL}$ or V_{IH} 4.5 0.36 0.44 $I_{OL} = 24 \text{ mA}$ I_{OL} = 24 mA (Note 5) 5.5 0.36 0.44 Maximum Input I_{IN} 5.5 ±0.1 ±1.0 $V_I = V_{CC}$, GND μΑ Leakage Current $V_I = V_{CC} - 2.1V$ I_{CCT} Maximum 5.5 0.6 1.5 mΑ I_{CC}/Input $V_{OLD} = 1.65V \text{ Max}$ Minimum Dynamic 5.5 75 I_{OLD} mΑ V_{OHD} = 3.85V Min Output Current (Note 6) 5.5 -75 I_{OHD} mΑ Maximum Quiescent $V_{IN} = V_{CC}$ I_{CC} 4.0 40.0 or GND Supply Current

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

| | | V _{CC} | | T _A = +25°C | | T _A = -40° | C to +85°C | |
|------------------|--|-----------------|----------------------------|------------------------|------|-----------------------|------------|---------|
| Symbol | Parameter | (V) | (V) C _L = 50 pF | | | $C_L = 50 \text{ pF}$ | | Units |
| | | (Note 7) | Min | Тур | Max | Min | Max | |
| f _{MAX} | Maximum Count | 3.3 | 70 | 111 | | 60 | | MHz |
| | Frequency | 5.0 | 110 | 167 | | 95 | | IVII IZ |
| t _{PLH} | Propagation Delay CP to Q _n | 3.3 | 2.0 | 7.0 | 12 | 1.5 | 13.5 | |
| | (PE Input HIGH or LOW) | 5.0 | 1.5 | 5.0 | 9.0 | 1.0 | 9.5 | ns |
| t _{PHL} | Propagation Delay CP to Q _n | 3.3 | 1.5 | 7.0 | 12 | 1.5 | 13 | |
| | (PE Input HIGH or LOW) | 5.0 | 1.5 | 5.0 | 9.5 | 1.5 | 10 | ns |
| t _{PLH} | Propagation Delay | 3.3 | 3.0 | 9 | 15 | 2.5 | 16.5 | ns |
| | CP to TC | 5.0 | 2.0 | 6 | 10.5 | 1.5 | 11.5 | |
| t _{PHL} | Propagation Delay | 3.3 | 3.5 | 8.5 | 14 | 2.5 | 15.5 | |
| | CP to TC | 5.0 | 2.0 | 6.5 | 11 | 2.0 | 11.5 | ns |
| t _{PLH} | Propagation Delay | 3.3 | 2.0 | 5.5 | 9.5 | 1.5 | 11 | ns |
| | CET to TC | 5.0 | 1.5 | 3.5 | 6.5 | 1.0 | 7.5 | 115 |
| t _{PHL} | Propagation Delay | 3.3 | 2.5 | 6.5 | 11 | 2.0 | 12.5 | 20 |
| | CET to TC | 5.0 | 2.0 | 5 | 8.5 | 1.5 | 9.5 | ns |
| t _{PHL} | Propagation Delay | 3.3 | 2.0 | 6.5 | 12 | 1.5 | 13.5 | |
| | MR to Q _n | 5.0 | 1.5 | 5.5 | 9.5 | 1.5 | 10 | ns |
| t _{PHL} | Propagation Delay | 3.3 | 3.5 | 10 | 15 | 3.0 | 17.5 | 20 |
| | MR to TC | 5.0 | 2.5 | 8.5 | 13 | 2.5 | 13.5 | ns |

Note 7: Voltage Range 3.3 is $3.3V \pm 0.3V$ Voltage Range 5.0 is $5.0V \pm 0.5V$

74AC161 • 74ACT161

AC Operating Requirements for AC

| | | V _{CC} | T _A = - | +25°C | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | |
|------------------|-------------------------------------|-----------------|--------------------|-----------------------|---|-----|
| Symbol | Parameter (V) $C_L = 50 \text{ pF}$ | | 50 pF | $C_L = 50 \text{ pF}$ | Units | |
| | | (Note 8) | Тур | Guai | anteed Minimum | |
| t _S | Setup Time, HIGH or LOW | 3.3 | 6.0 | 13.5 | 16 | ns |
| | P _n to CP | 5.0 | 3.5 | 8.5 | 10.5 | 113 |
| t _H | Hold Time, HIGH or LOW | 3.3 | -7.0 | -1 | -0.5 | ns |
| | P _n to CP | 5.0 | -4.0 | 0 | 0 | 115 |
| t _S | Setup Time, HIGH or LOW | 3.3 | 6.5 | 11.5 | 14 | ns |
| | PE to CP | 5.0 | 4.0 | 7.5 | 8.5 | 115 |
| t _H | Hold Time, HIGH or LOW | 3.3 | -6.0 | 0 | 0 | ns |
| | PE to CP | 5.0 | -3.5 | 0.5 | 1 | |
| t _S | Setup Time, HIGH or LOW | 3.3 | 3.0 | 6.0 | 7 | ns |
| | CEP or CET to CP | 5.0 | 2.0 | 4.5 | 5 | |
| t _H | Hold Time, HIGH or LOW | 3.3 | -3.5 | 0 | 0 | 20 |
| | CEP or CET to CP | 5.0 | -2 | 0 | 0.5 | ns |
| t _W | Clock Pulse Width | 3.3 | 2.0 | 3.5 | 4 | ns |
| | (Load) HIGH or LOW | 5.0 | 2.0 | 2.5 | 3 | 115 |
| t _W | Clock Pulse Width | 3.3 | 2.0 | 4.0 | 4.5 | 20 |
| | (Count) HIGH or LOW | 5.0 | 2.0 | 3.0 | 3.5 | ns |
| t _W | MR Pulse Width, | 3.3 | 3.0 | 5.5 | 7.5 | |
| | LOW | 5.0 | 2.5 | 4.5 | 6.0 | ns |
| t _{REC} | Recovery Time | | -2 | -0.5 | 0 | ns |
| | MR to CP | | -1 | 0 | 0.5 | 113 |

Note 8: Voltage Range 3.3 is $3.3V \pm 0.3V$ Voltage Range 5.0 is $5.0V \pm 0.5V$

AC Electrical Characteristics for ACT

| | | V _{CC} | | $T_A = +25^{\circ}C$ | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | |
|------------------|---|-----------------|-----|-----------------------|------|---|------|-------|
| Symbol | Parameter | (V) | | $C_L = 50 \text{ pF}$ | | $C_L = 50 \text{ pF}$ | | Units |
| | | (Note 9) | Min | Тур | Max | Min | Max | |
| f _{MAX} | Maximum Count Frequency | 5.0 | 115 | 125 | | 100 | | MHz |
| t _{PLH} | Propagation Delay CP to Q _n (PE Input HIGH or LOW) | 5.0 | 1.5 | 5.5 | 9.5 | 1.5 | 10.5 | ns |
| t _{PHL} | Propagation Delay CP to Q _n (PE Input HIGH or LOW) | 5.0 | 1.5 | 6.0 | 10.5 | 1.5 | 11.5 | ns |
| t _{PLH} | Propagation Delay CP to TC | 5.0 | 2.0 | 7.0 | 11.0 | 1.5 | 12.5 | ns |
| t _{PHL} | Propagation Delay CP to TC | 5.0 | 1.5 | 8.0 | 12.5 | 1.5 | 13.5 | ns |
| t _{PLH} | Propagation Delay CET to TC | 5.0 | 1.5 | 5.5 | 8.5 | 1.5 | 10.0 | ns |
| t _{PHL} | Propagation Delay CET to TC | 5.0 | 1.5 | 6.5 | 9.5 | 1.5 | 10.5 | ns |
| t _{PHL} | Propagation Delay MR to Q _n | 5.0 | 1.5 | 6.0 | 10.0 | 1.5 | 11.0 | ns |
| t _{PHL} | Propagation Delay MR to TC | 5.0 | 2.5 | 8.0 | 13.5 | 2.0 | 14.5 | ns |


Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$


| Symbol | Parameter | V _{CC} (V) | | +25°C 50 pF | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_1 = 50 \text{ pF}$ | Units |
|------------------|--|------------------------|---------------------------------|----------------|---|-------|
| Symbol | | (V) (Note 10) | C _L = 50 pF Typ Gua | | ranteed Minimum | Onits |
| t _S | Setup Time, HIGH or LOW P _n to CP | 5.0 | 4.0 | 9.5 | 11.5 | ns |
| t _H | Hold Time, HIGH or LOW P _n to CP | 5.0 | -5.0 | 0 | 0 | ns |
| t _s | Setup Time, HIGH or LOW PE to CP | 5.0 | 4.0 | 8.5 | 9.5 | ns |
| t _H | Hold Time, HIGH or LOW PE to CP | 5.0 | -5.5 | -0.5 | -0.5 | ns |
| t _S | Setup Time, HIGH or LOW CEP or CET to CP | 5.0 | 2.5 | 5.5 | 6.5 | ns |
| t _H | Hold Time, HIGH or LOW CEP or CET to CP | 5.0 | -3.0 | 0 | 0 | ns |
| t _W | Clock Pulse Width, (Load) HIGH or LOW | 5.0 | 2.0 | 3.0 | 3.5 | ns |
| t _W | Clock Pulse Width, (Count) HIGH or LOW | 5.0 | 2.0 | 3.0 | 3.5 | ns |
| t _W | MR Pulse Width, LOW | 5.0 | 3.0 | 3.0 | 7.5 | ns |
| t _{REC} | Recovery Time MR to CP | 5.0 | 0 | 0 | 0.5 | ns |

Note 10: Voltage Range 5.0 is $5.0V \pm 0.5V$


Capacitance


| Symbol | Parameter | Тур | Units | Conditions |
|-----------------|-------------------------------|------|-------|------------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | V _{CC} = OPEN |
| C _{PD} | Power Dissipation Capacitance | 45.0 | pF | $V_{CC} = 5.0V$ |






16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

Phone: 81-3-5817-1050

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com