# Low-Voltage CMOS Quad 2-Input Multiplexer

## With 5 V-Tolerant Inputs and Outputs (3-State, Inverting)

The MC74LCX258 is a high performance, quad 2–input inverting multiplexer with 3–state outputs operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A  $V_{\rm I}$  specification of 5.5 V allows MC74LCX258 inputs to be safely driven from 5 V devices.

Four bits of data from two sources can be selected using the Select input. The four outputs present the selected data in the inverted form. The outputs may be switched to a high impedance state by placing a logic HIGH on the Output Enable  $(\overline{OE})$  input. Current drive capability is 24 mA at the outputs.

#### **Features**


- Designed for 2.3 to 3.6 V V<sub>CC</sub> Operation
- 5 V Tolerant Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- $I_{OFF}$  Specification Guarantees High Impedance When  $V_{CC} = 0 \text{ V}$
- TTL Compatible
- CMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in all Three Logic States (10 μA)
   Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance:
  - ♦ Human Body Model >2000 V
  - ♦ Machine Model >200 V
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



#### ON Semiconductor®


http://onsemi.com





**MARKING** 





A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

Downloaded from Arrow.com.




Figure 1. Pinout: 16-Lead Plastic Package (Top View)

#### **PIN NAMES**

Pins	Function			
An	Source 0 Data Inputs			
Bn	Source B Data Inputs			
ŌĒ	Enable Input			
S	Select Input			
Yn	Outputs			

#### **TRUTH TABLE**

Inp	Outputs	
Output Enable	Y0-Y3	
Н	Х	Z
L	L	A0-A3
L	Н	B0-B3

X = Don't Care

A0-A3, B0-B3 = The levels of the respective Data-Word Inputs

#### **PIN DESCRIPTIONS**

#### **INPUTS**

#### A0-A3 (Pins 2, 5, 11, 14)

Nibble A inputs. The data present on these pins is transferred to the outputs when the Select input is at a low level and the Output Enable input is at a low level. The data is presented to the outputs in inverted form for the LCX258.

#### B0-B3 (Pins 3, 6, 10, 13)

Nibble B inputs. The data present on these pins is transferred to the outputs when the Select input is at a high level and the Output Enable input is at a low level. The data is presented to the outputs in inverted form for the LCX258.

#### **OUTPUTS**

#### Y0-Y3 (Pins 4, 7, 9, 12)

Data outputs. The selected input nibble is presented at these outputs when the Output Enable input is at a low level. The data present on these pins is in its inverted form for the LCX258. For the Output Enable input at a high level, the outputs are at a high level for the LCX258.

#### Select (Pin 1)

Nibble select. This input determines the data word to be transferred to the outputs. A low level on this input selects the A inputs and a high level selects the B inputs.

#### **CONTROL INPUTS**

#### **Output Enable (Pin 15)**

Output Enable input. A low level on this input allows the selected data to be presented at the outputs. A high level on this input sets all of the outputs to 3-state off.




Figure 2. Expanded Logic Diagram

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Units
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0		٧
VI	DC Input Voltage	$-0.5 \le V_{I} \le +7.0$		٧
Vo	DC Output Voltage	$-0.5 \le V_O \le V_{CC} + 0.5$	Note 1	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
lok	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
Io	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C
MSL	Moisture Sensitivity		Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage Operating Data Retention Only	2.0 1.5	2.3 to 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State)	0		V <sub>CC</sub>	V
I <sub>OH</sub>	HIGH Level Output Current $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$ $V_{CC} = 2.3 \text{ V} - 2.7 \text{ V}$			-24 -12 -8	mA
l <sub>OL</sub>	LOW Level Output Current V <sub>CC</sub> = 3.0 V - 3.6 V V <sub>CC</sub> = 2.7 V - 3.0 V V <sub>CC</sub> = 2.3 V - 2.7 V			+24 +12 +8	mA
T <sub>A</sub>	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, $V_{IN}$ from 0.8 V to 2.0 V, $V_{CC} = 3.0 \text{ V}$	0		10	ns/V

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LCX258DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74LCX258DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74LCX258DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>1.</sup> Output in HIGH or LOW State. I<sub>O</sub> absolute maximum rating must be observed.

#### DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Units
V <sub>IH</sub>	Minimum HIGH Level Input Voltage (Note 2)	$\begin{array}{c} 2.3 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V} \\ 2.7 \text{ V} \leq \text{V}_{CC} \leq 3.0 \text{ V} \\ 3.0 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V} \end{array}$	1.7 2.0 2.0		V
V <sub>IL</sub>	Maximum LOW Level Input Voltage (Note 2)	$\begin{array}{c} 2.3 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V} \\ 2.7 \text{ V} \leq \text{V}_{CC} \leq 3.0 \text{ V} \\ 3.0 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V} \end{array}$		0.7 0.8 0.8	V
V <sub>OH</sub>	Minimum HIGH Level Output Voltage	$\begin{array}{c} 2.3 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V; } I_{OH} = -100 \mu\text{A} \\ \text{V}_{CC} = 2.3 \text{ V; } I_{OH} = -8 \text{ mA} \\ \text{V}_{CC} = 2.7 \text{ V; } I_{OH} = -12 \text{ mA} \\ \text{V}_{CC} = 3.0 \text{ V; } I_{OH} = -18 \text{ mA} \\ \text{V}_{CC} = 3.0 \text{ V; } I_{OH} = -24 \text{ mA} \end{array}$	V <sub>CC</sub> - 0.2 1.7 2.2 2.4 2.2		V
V <sub>OL</sub>	Maximum LOW Level Output Voltage	$\begin{array}{c} 2.3 \ V \leq V_{CC} \leq 3.6 \ V; \ I_{OH} = 100 \ \mu A \\ V_{CC} = 2.3 \ V; \ I_{OH} = 8 \ mA \\ V_{CC} = 2.7 \ V; \ I_{OH} = 12 \ mA \\ V_{CC} = 3.0 \ V; \ I_{OH} = 16 \ mA \\ V_{CC} = 3.0 \ V; \ I_{OH} = 24 \ mA \end{array}$		0.2 0.7 0.4 0.4 0.55	V
l <sub>OZ</sub>	3-State Output Current	$V_{CC} = 3.6 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{OUT} = 0 \text{ to } 5.5 \text{ V}$		±5	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	V <sub>CC</sub> = 0, V <sub>IN</sub> = 5.5 V or V <sub>OUT</sub> = 5.5 V		10	μΑ
I <sub>IN</sub>	Input Leakage Current	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 5.5 V or GND		±5	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 5.5 V or GND		10	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{V}_{IH} = \text{V}_{CC} - 0.6 \text{ V}$		500	μΑ

<sup>2.</sup> These values of V<sub>I</sub> are used to test DC electrical characteristics only.

#### **AC ELECTRICAL CHARACTERISTICS**

				Lir	nits			
				T <sub>A</sub> = -40°	C to +85°C			1
		V <sub>CC</sub> = 3.0	V to 3.6 V	V <sub>CC</sub> =	= 2.7 V	V <sub>CC</sub> = 2.3	V to 2.7 V	
		C <sub>L</sub> =	50 pF	C <sub>L</sub> =	C <sub>L</sub> = 50 pF		30 pF	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B to Y	1.0 1.0	6.5 6.5	1.0 1.0	7.5 7.5	1.0 1.0	8.5 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay S to Y	1.0 1.0	7.0 7.0	1.0 1.0	8.0 8.0	1.0 1.0	9.0 9.0	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Propagation Delay OE to Y	1.0 1.0	7.0 7.0	1.0 1.0	8.0 8.0	1.0 1.0	9.0 9.0	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Propagation Delay OE to Y	1.0 1.0	6.0 6.0	1.0 1.0	7.0 7.0	1.0 1.0	8.0 8.0	ns
toshl toslh	Output-to-Output Skew		1.0 1.0					ns


#### **DYNAMIC SWITCHING CHARACTERISTICS**

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Units
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 3)	$V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$		8.0		V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 3)	$V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$		0.8		V

<sup>3.</sup> Number of outputs defined as "n". Measured with "n–1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter Condition		Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10 MHz, $V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	25	pF




#### **WAVEFORM 1 - NONINVERTING PROPAGATION DELAYS**

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$ 



#### **WAVEFORM 2 - INVERTING PROPAGATION DELAYS**


 $t_R$  =  $t_F$  = 2.5 ns, 10% to 90%; f = 1 MHz;  $t_W$  = 500 ns



#### WAVEFORM 3 - OUTPUT ENABLE AND DISABLE TIMES

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$ 


Figure 3. AC Waveforms



Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6 V
Open Collector/Drain t <sub>PLH</sub> and t <sub>PHL</sub>	6 V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

 $C_L$  = 50 pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 500  $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 4. Test Circuit



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS INC			HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

STYLE 1: PIN 1.	COLLECTOR	STYLE 2: PIN 1.		STYLE 3: PIN 1.		STYLE 4: PIN 1.	COLLECTOR, DYE	#1	
2.	BASE	2.	ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.		10.	EMITTER, #4		
11.	NO CONNECTION	11.		11.		11.			
12.	EMITTER	12.			COLLECTOR, #3	12.			
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOI DERING	FOOTPRINT
14.	COLLECTOR	14.			BASE, #4	14.	EMITTER, #2	OOLDLIIIIG	1 0011 111111
15.	EMITTER	15.	ANODE	15.		15.	BASE, #1	8	8X
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	<b>≺</b> 6.	.40
									1
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 < ➤
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH			<u> </u>	
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPU	Γ)		, <u> </u>	16
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPU	Γ)		<b>*</b> ===	
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH				
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPU		16	эх <b>Т</b>	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.5	58	:
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT	Γ)			<u> </u>
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH				
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPU				
11.	GATE, #3	11.	ANODE	11.					
12.	SOURCE, #3	12.			COMMON DRAIN (OUTPU	Γ)			
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	_			
14.	SOURCE, #2		ANODE	14.	COMMON DRAIN (OUTPU				PITCH ▼ PITCH
15.	GATE, #1		ANODE	15.		I)			
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
								L8	9 + - + - +
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


0.10 (0.004) -T- SEATING

D



TSSOP-16 CASE 948F-01 **ISSUE B** 

**DATE 19 OCT 2006** 




- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
- PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0 °	8 °	0°	8 °



G



#### **GENERIC MARKING DIAGRAM\***

168888888 XXXX XXXX **ALYW** 188888888

XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

**DETAIL E** 

🕠 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>, **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada onsemi Website: www.onsemi.com Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

0