## SN74LS259

## 8-Bit Addressable Latch

The SN74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- Serial-to-Parallel Conversion
- Eight Bits of Storage With Output of Each Bit Available
- Random (Addressable) Data Entry
- Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear

GUARANTEED OPERATING RANGES

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient <br> Temperature Range | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current - High |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Current - Low |  |  | 8.0 | mA |

ON Semiconductor ${ }^{\text {TM }}$
http://onsemi.com


ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| SN74LS259N | 16 Pin DIP | 2000 Units/Box |
| SN74LS259D | SOIC-16 | 38 Units/Rail |
| SN74LS259DR2 | SOIC-16 | 2500/Tape \& Reel |
| SN74LS259M | SOEIAJ-16 | See Note 1 |
| SN74LS259MEL | SOEIAJ-16 | See Note 1 |

1. For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

CONNECTION DIAGRAM DIP (TOP VIEW)


|  |  | LOADING $($ Note a) |  |  |
| :--- | :--- | :---: | :---: | :---: |
| PIN NAMES |  | HIGH | LOW |  |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}$ | Address Inputs | 0.5 U.L. | 0.25 U.L. |  |
| D | Data Input | 0.5 U.L. | 0.25 U.L. |  |
| $\overline{\mathrm{E}}$ | Enable (Active LOW) Input | 1.0 U.L. | 0.5 U.L. |  |
| $\overline{\mathrm{C}}$ | Clear (Active LOW) Input | 0.5 U.L. | 0.25 U.L. |  |
| $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ | Parallel Latch Outputs | 10 U.L. | 5 U.L. |  |

NOTES:
a) 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW

## LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

The SN74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch.The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all
other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the SN74LS259 as an addressable latch, changing more then one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.
The truth table below summarizes the operations.

TRUTH TABLE
PRESENT OUTPUT STATES

| E | C | MODE |
| :--- | :--- | :--- |
| L | H | Addressable Latch |
| H | H | Memory |
| L | L | Active HIGH Eight-Channel |
| H | L | Demultiplexer |

$\mathbf{Q}_{\mathrm{N}-1}=$ Previous Output State

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| VIL | Input LOW Voltage |  |  | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs |
| $\mathrm{V}_{\text {IK }}$ | Input Clamp Diode Voltage |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.7 | 3.5 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ $\text { or } \mathrm{V}_{\text {IL }} \text { per Truth Table }$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | 0.25 | 0.4 | V | $\mathrm{IOL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{MIN}$, |
|  |  |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ per Truth Table |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  | 20 | uA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current |  |  | -0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| Ios | Short Circuit Current (Note 2) | -20 |  | -100 | mA | $V_{C C}=M A X$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  |  | 36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |

2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$


AC SET-UP REQUIREMENTS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Symbol | 人 K N | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Parameter | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{s}}$ | Input Setup Time | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse Width, Clear or Enable | 15 |  |  | ns |
| $t_{n}$ | Hold Time, Data | 5.0 |  |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold Time, Address | 20 |  |  | ns |

AC WAVEFORMS


Figure 1. Turn-on and Turn-off Delays, Enable To

Output and Enable Pulse Width


OTHER CONDITIONS: $\mathrm{E}=\mathrm{L}, \overline{\mathrm{C}}=\mathrm{L}, \mathrm{D}=\mathrm{H}$
Figure 3. Turn-on and Turn-off Delays, Address to Output
Address to Out

OTHER CONDITIONS: $\bar{E}=\mathrm{L}, \overline{\mathrm{C}}=\mathrm{H}, \mathrm{A}=$ STABLE
Figure 2. Turn-on and Turn-off Delays, Data to Output



Figure 4. Setup and Hold Time, Data to Enable


Figure 5. Turn-on Delay, Clear to Output
OTHER CONDITIONS: $\overline{\mathrm{C}}=\mathrm{H}$
Figure 6. Setup Time, Address to Enable (See Notes 1 and 2)

NOTES:

1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

## PACKAGE DIMENSIONS

N SUFFIX
PLASTIC PACKAGE
CASE 648-08
ISSUE R


## PACKAGE DIMENSIONS

## D SUFFIX

PLASTIC SOIC PACKAGE
CASE 751B-05
ISSUE J


## PACKAGE DIMENSIONS

M SUFFIX<br>SOEIAJ PACKAGE<br>CASE 966-01<br>ISSUE O



1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLMETER
2. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
3. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
4. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) OTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018 ).
TO BE 0.46 ( 0.018 ).

|  | MILLIMETERS |  | INCHES |  |
| :--- | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| $\mathbf{A}$ | --- | 2.05 | --- | 0.081 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.05 | 0.20 | 0.002 | 0.008 |
| $\mathbf{b}$ | 0.35 | 0.50 | 0.014 | 0.020 |
| $\mathbf{c}$ | 0.18 | 0.27 | 0.007 | 0.011 |
| $\mathbf{D}$ | 9.90 | 10.50 | 0.390 | 0.413 |
| $\mathbf{E}$ | 5.10 | 5.45 | 0.201 | 0.215 |
| $\mathbf{e}$ | 1.27 | BSC | 0.050 |  |
| $\mathbf{H}_{\mathbf{E}}$ | 7.40 | 8.20 | 0.291 | 0.323 |
| $\mathbf{L}$ | 0.50 | 0.85 | 0.020 | 0.033 |
| $\mathbf{L}_{\mathbf{E}}$ | 1.10 | 1.50 | 0.043 | 0.059 |
| $\mathbf{M}$ | $0^{\circ}$ | $10^{\circ}$ | $0{ }^{\circ}$ | $10^{\circ}$ |
| $\mathbf{Q}_{\mathbf{1}}$ | 0.70 | 0.90 | 0.028 | 0.035 |
| $\mathbf{Z}$ | --- | 0.78 | --- | 0.031 |

ON Semiconductor and (ili are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca Sales Representative

