

PHM21NQ15T TrenchMOS<sup>™</sup> standard level FET Rev. 02 — 11 September 2003


**Product data** 

## 1. Product profile

### 1.1 Description

N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS<sup>™</sup> technology.

#### **1.2 Features**



### 2. Pinning information

Table 1: Pinning - SOT685-1 (QLPAK), simplified outline and symbol

Pin	Description	Simplified outline		Symbol		
1,2,3	source (s)	[1]				
4	gate (g)					
5,6,7,8	drain (d)					
mb	mounting base connected to drain					
			Bottom view MBL585			
			SOT685-1(QLPAK)			

[1] Shaded area indicates pin 1 identifier.



## 3. Ordering information

Table 2:         Ordering information					
Type number	Package				
	Name	Description	Version		
PHM21NQ15T	QLPAK	Plastic surface mounted package; no leads; 8 terminals	SOT685		

## 4. Limiting values

#### Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage (DC)	25 °C ≤ T <sub>j</sub> ≤ 150 °C	-	150	V
V <sub>DGR</sub>	drain-gate voltage (DC)	25 °C $\leq$ T <sub>j</sub> $\leq$ 150 °C; R <sub>GS</sub> = 20 k $\Omega$	-	150	V
V <sub>GS</sub>	gate-source voltage (DC)		-	±20	V
I <sub>D</sub>	drain current (DC)	$T_{mb}$ = 25 °C; $V_{GS}$ = 10 V; Figure 2 and 3	-	22.2	А
		T <sub>mb</sub> = 100 °C; V <sub>GS</sub> = 10 V; Figure 2	-	14	А
I <sub>DM</sub>	peak drain current	$T_{mb}$ = 25 °C; pulsed; $t_p \leq$ 10 $\mu s;$ Figure 3	-	60	А
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; Figure 1	-	62.5	W
T <sub>stg</sub>	storage temperature		-55	+150	°C
Tj	junction temperature		-55	+150	°C
Source-o	drain diode				
I <sub>S</sub>	source (diode forward) current (DC)	T <sub>mb</sub> = 25 °C	-	22.2	А
I <sub>SM</sub>	peak source (diode forward) current	$T_{mb}$ = 25 °C; pulsed; $t_p \leq$ 10 $\mu s$	-	60	А
Avalance	he ruggedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	unclamped inductive load; $I_D = 12 \text{ A}$ ; $t_p = 0.21 \text{ ms}$ ; $V_{DD} \le 150 \text{ V}$ ; $R_{GS} = 50 \Omega$ ; $V_{GS} = 10 \text{ V}$ ; starting $T_j = 25 ^{\circ}\text{C}$	-	250	mJ
E <sub>DS(AL)R</sub>	repetitive drain-source avalanche energy	unclamped inductive load; I <sub>D</sub> = 1.2 A; t <sub>p</sub> = 0.021 ms; V <sub>DD</sub> $\leq$ 100 V; R <sub>GS</sub> = 50 Ω; V <sub>GS</sub> = 10 V	[1] _ [2]	2.5	mJ

[1] Duty cycle limited by maximum junction temperature.

[2] Repetitive avalanche failure is not determined simply by thermal effects. Repetitive avalanche transients should only be applied for short bursts, not every switching cycle.

# PHM21NQ15T


#### TrenchMOS<sup>™</sup> standard level FET



## 5. Thermal characteristics

Table 4:	Thermal	characteristics
	i no mai	onaraotoristios

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(i-mb)</sub>	thermal resistance from junction to mounting base	Figure 4	-	-	2	K/W




## 5.1 Transient thermal impedance

TrenchMOS<sup>™</sup> standard level FET

## 6. Characteristics


<b>Table 5:</b> $T_i = 25 \circ C$	Characteristics Cunless otherwise specified.					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	naracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V$				
		T <sub>j</sub> = 25 °C	150	-	-	V
		T <sub>j</sub> = −55 °C	134	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS};$ Figure 9				
		T <sub>j</sub> = 25 °C	2	3	4	V
		T <sub>j</sub> = 150 °C	1.2	-	-	V
		$T_j = -55 \ ^{\circ}C$	-	-	4.4	V
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 120 \text{ V}; V_{GS} = 0 \text{ V}$				
		T <sub>j</sub> = 25 °C	-	-	1	μΑ
		T <sub>j</sub> = 150 °C	-	-	100	μΑ
I <sub>GSS</sub>	gate-source leakage current	$V_{GS} = \pm 20$ V; $V_{DS} = 0$ V	-	10	100	nA
$R_{DSon}$	drain-source on-state resistance	$V_{GS}$ = 10 V; $I_{D}$ = 15 A; Figure 7 and 8				
		T <sub>j</sub> = 25 °C	-	40	55	mΩ
		T <sub>j</sub> = 150 °C	-	92	127	mΩ
		$V_{GS}$ = 5 V; $I_D$ = 3 A; Figure 7 and 8	-	42	-	mΩ
Dynamic	c characteristics					
Q <sub>g(tot)</sub>	total gate charge	$I_D = 20 \text{ A}; V_{DD} = 75 \text{ V}; V_{GS} = 10 \text{ V}; \text{ Figure 13}$	-	36.2	-	nC
Q <sub>gs</sub>	gate-source charge		-	8	-	nC
Q <sub>gd</sub>	gate-drain (Miller) charge		-	11.6	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz; Figure 11$	-	2080	-	pF
C <sub>oss</sub>	output capacitance		-	285	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	90	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DD}$ = 75 V; $R_L$ = 75 $\Omega;$ $V_{GS}$ = 10 V; $R_G$ = 5.6 $\Omega$	-	16	-	ns
t <sub>r</sub>	rise time		-	12	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	50	-	ns
t <sub>f</sub>	fall time		-	38	-	ns
Source-	drain diode					
$V_{SD}$	source-drain (diode forward) voltage	$I_{S} = 10 \text{ A}; V_{GS} = 0 \text{ V}; Figure 12$	-	0.83	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S$ = 10 A; d $I_S$ /dt = -100 A/µs; V <sub>GS</sub> = 0 V	-	150	-	ns
Qr	recovered charge		-	215	-	nC

#### TrenchMOS<sup>™</sup> standard level FET




# PHM21NQ15T

#### TrenchMOS<sup>™</sup> standard level FET



# PHM21NQ15T

#### TrenchMOS<sup>™</sup> standard level FET




# PHM21NQ15T

SOT685-1

TrenchMOS<sup>™</sup> standard level FET

### 7. Package outline



HVSON8: plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 6 x 5 x 0.85 mm


#### Fig 14. SOT685-1 (QLPAK).

9397 750 11844

Product data

TrenchMOS<sup>™</sup> standard level FET

## 8. Soldering



## 9. Revision history

Table	6: Revis	ion history	
Rev	Date	CPCN	Description
02	20030911	-	Product data (9397 750 11844)
			Modifications:
			<ul> <li>Section 3 "Ordering information" Addition of ordering information.</li> </ul>
			<ul> <li>Section 4 "Limiting values" Addition of E<sub>DS(AL)S.</sub></li> </ul>
			<ul> <li>Section 4 "Limiting values" Addition of E<sub>DS(AL)R</sub>.</li> </ul>
			<ul> <li>Section 8 "Soldering" Addition of soldering footprint.</li> </ul>
01	20030130	-	Preliminary data (9397 750 10882); initial version.

9397 750 11844

#### TrenchMOS<sup>™</sup> standard level FET

### **10. Data sheet status**

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2][3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## **11. Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **12. Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### 13. Trademarks

TrenchMOS - is a trademark of Koninklijke Philips Electronics N.V.

## **Contact information**

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

9397 750 11844 Product data

# PHM21NQ15T

#### TrenchMOS<sup>™</sup> standard level FET

### Contents

1	Product profile
1.1	Description 1
1.2	Features
1.3	Applications 1
1.4	Quick reference data
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 4
5.1	Transient thermal impedance 4
6	Characteristics 5
7	Package outline 9
8	Soldering 10
9	Revision history 11
10	Data sheet status 12
11	Definitions 12
12	Disclaimers 12
13	Trademarks 12

#### © Koninklijke Philips Electronics N.V. 2003. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 11 September 2003 Document

Document order number: 9397 750 11844



Let's make things better.