


16 Mbit (2Mb x8, Uniform Block) 5V Supply Flash Memory

FEATURES SUMMARY

- SUPPLY VOLTAGE
 - $V_{CC} = 5V \pm 10\%$ for PROGRAM, ERASE and READ OPERATIONS
- ACCESS TIME: 55, 70, 90ns
- PROGRAMMING TIME
 - 10µs per Byte typical
- 32 UNIFORM 64Kbyte MEMORY BLOCKS
- PROGRAM/ERASE CONTROLLER
 - Embedded Byte Program algorithms
- ERASE SUSPEND and RESUME MODES
 - Read and Program another Block during Erase Suspend
- UNLOCK BYPASS PROGRAM COMMAND
 - Faster Production/Batch Programming
- TEMPORARY BLOCK UNPROTECTION MODE
- COMMON FLASH INTERFACE
 - 64 bit Security Code
- LOW POWER CONSUMPTION
 - Standby and Automatic Standby
- 100,000 PROGRAM/ERASE OYCLES per BLOCK
- ELECTRONIC S'GNATURE
 - Manufacture: Code: 20h
 - Device Sure: ADh
- ECCPACK[®] PACKAGES AVAILABLE



September 2005

TABLE OF CONTENTS

SUMMARY DESCRIPTION	5
Figure 2. Logic Diagram	5
Table 1. Signal Names	
Figure 3. TSOP Connections	6
Figure 4. SO Connections	6
Figure 5. Block Addresses.	7
SIGNAL DESCRIPTIONS	8
Address Inputs (A0-A20).	
Data Inputs/Outputs (DQ0-DQ7).	
Chip Enable (E)	
Output Enable (G).	
Reset/Block Temporary Unprotect (RP)Ready/Busy Output (RB)	·····s···o
V _{CC} Supply Voltage (5V).	
V _{SS} Ground.	
BUS OPERATIONS.	9
Bus Read	
Bus Write.	
Output Disable.	9
Standby.	9
Automatic Standby.	9
Special Bus Operations	9
	9
Block Protection and Blocks Unprotection.	
Table 2. Bus Operations	
Read/Reset Command	
Auto Select Command	10
Program Command	
Unlock Bypass Command.	
Unlock Bypass Program Command	
Unlock Bypass Reset Command.	
Chip Erase Command.	
Block Erase Command.	
Erase Suspend Command.	
Erase Resume Command.	
Read CFI Query Command.	12
Block Protect and Chip Unprotect Commands	12

Table 4. Program, Erase Times and Program, Erase Endurance Cycles	. 13
STATUS REGISTER	. 13
Data Polling Bit (DQ7).	. 13
Toggle Bit (DQ6)	
Error Bit (DQ5).	
Erase Timer Bit (DQ3).	. 13
Alternative Toggle Bit (DQ2)	. 14
Table 5. Status Register Bits	. 14
Figure 6. Data Polling Flowchart	. 15
Figure 7. Data Toggle Flowchart	. 15
MAXIMUM RATING	. 16
Table 6. Absolute Maximum Ratings	. 16
DC and AC PARAMETERS	. 17
Table 7. Operating and AC Measurement Conditions.	. 17
Figure 8. AC Measurement I/O Waveform	. 17
Figure 9. AC Measurement Load Circuit	. 17
Table 8. Device Capacitance.	. 17
Table 9. DC Characteristics. Image: Characteristics.	. 18
Figure 10. Read AC Waveforms	
Table 10. Read AC Characteristics	
Figure 11. Write AC Waveforms, Write Enable Controlled	
Table 11. Write AC Characteristics, Write Enable Controlled	
Figure 12. Write AC Waveforms, Chip Enable Controlled	
Table 12. Write AC Characteristics, Chip Enable Controlled Figure 12. Depat/Black Temperature Unpertent AC Waveforms	
Figure 13. Reset/Block Temporary Unprotect AC Waveforms Table 13. Reset/Block Temporary Unprotect AC Characteristics	
	. 22
PACKAGE MECHANICAL	. 23
Figure 14. TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, Package Outline	. 23
Table 14. TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, Package Mechanical Data	. 23
Figure 15. SO44 – 44 lead Plastic Small Outline, 525 mils body width, Package Outline	. 24
Table 15. SO44 – 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data	24
PART NUMBERING	. 25
Table 16. Ordering Information Scheme	. 25
APPENDIX A. BLOCK ADDRESS TABLE.	. 26
Table 17. Block Addresses, M29F016D	. 26
APPENDIX B. COMMON FLASH INTERFACE (CFI)	. 27
Table 18. Query Structure Overview	. 27
Table 19. CFI Query Identification String	. 27

Table 20. CFI Query System Interface Information	
Table 21. Device Geometry Definition	
Table 22. Primary Algorithm-Specific Extended Query Table	
Table 23. Security Code Area	30
APPENDIX C. BLOCK PROTECTION	. 31
Programmer Technique	31
In-System Technique	31
Table 24. Programmer Technique Bus Operations, BYTE = V_{IH} or V_{IL}	
Figure 16. Programmer Equipment Group Protect Flowchart	
Figure 17. Programmer Equipment Chip Unprotect Flowchart	
Figure 18. In-System Equipment Group Protect Flowchart	
Figure 19. In-System Equipment Chip Unprotect Flowchart	
REVISION HISTORY	36
Table 25. Document Revision History	36
CL	
AVIE	
× Ci	
1810	
cO^{12}	
05	
O P	
.(5)	
AUG	
× Ci	
1010	
cO^{1}	
05	

SUMMARY DESCRIPTION

The M29F016D is a 16 Mbit (2Mb x8) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage 5V supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM.

The memory is divided into 32 uniform blocks of 64Kbytes (see Figure 5, Block Addresses) that can be erased independently so it is possible to preserve valid data while old data is erased. Blocks can be protected in groups of 4 to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is offered in TSOP40 (10 x 20mm) and SO44 packages. Access times of 55, 70 and 90ns are available.

In order to meet environmental requirements, ST offers the M29F016D in ECOPACK[®] packages.

ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

The memory is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram




Table 1. Signal Names

Table 1. Sign								
A0-A20	Address Inputs							
DQ0-DQ7	Data Inputs/Outputs							
Ē	Chip Enable							
G	Output Enable							
W	Write Enable							
RP	Reset/Block Temporary Unprotect							
RB	Ready/Busy Output							
V _{CC}	Supply Voltage							
V _{SS}	Ground							
NC	Not Connected Internally							





Figure 5. Block Addresses





SIGNAL DESCRIPTIONS

See Figure 2, Logic Diagram, and Table 1, Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A20). The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine.

Data Inputs/Outputs (DQ0-DQ7). The Data I/O outputs the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine.

Chip Enable (Ē). The Chip Enable, \overline{E} , activates the memory, allowing Bus Read and Bus Write operations to be performed. When Chip Enable is High, V_{IH}, all other pins are ignored.

Output Enable (\overline{\mathbf{G}}). The Output Enable, $\overline{\mathbf{G}}$, controls the Bus Read operation of the memory.

Write Enable (\overline{W}). The Write Enable, \overline{W} , controls the Bus Write operation of the memory's Command Interface.

Reset/Block Temporary Unprotect (RP). The Reset/Block Temporary Unprotect pin can be used to apply a Hardware Reset to the memory or to temporarily unprotect all Blocks that have been protected.

A Hardware Reset is achieved by holding Reset/ Block Temporary Unprotect Low, V_{IL} , for at least t_{PLPX} . After Reset/Block Temporary Unprotect goes High, V_{IH} , the memory will be ready for Bus Read and Bus Write operations after t_{PHEL} or t_{RHEL} , whichever occurs last. See the Ready/Busy Output section, Table 13 and Figure 13, Reset/ Temporary Unprotect AC Characteristics for more details.

Holding RP at V_{ID} will temporarily unprotect the protected Blocks in the memory. Program and

Erase operations on all blocks will be possible. The transition from V_{IH} to V_{ID} must be slower than $t_{PHPHH}.$

Ready/Busy Output (RB). The Ready/Busy pin is an open-drain output that can be used to identify when the device is performing a Program or Erase operation. During Program or Erase operations Ready/Busy is Low, V_{OL} . Ready/Busy is high-impedance during Read mode, Auto Select mode and Erase Suspend mode.

After a Hardware Reset, Bus Read and Bus Write operations cannot begin until Ready/Busy becomes high-impedance. See Table 13 and Figure 13, Reset/Temporary Unprotect AC Characteristics.

The use of an open-drain output allows the Ready/ Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

 V_{CC} Supply Voltage (5V). $V_{CC}\,$ provides the power supply for all operations (Read, Program and Erase).

The Command Interface is disabled when the V_{CC} Supply Voltage is less than the Lockout Voltage, V_{LKO}. This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/ Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A 0.1 μ F capacitor should be connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin to decouple the current surges from the power supply, see Figure 10, AC Measurement Load Circuit. The PCB track widths must be sufficient to carry the currents required during program and erase operations, I_{CC3}.

 V_{SS} Ground. V_{SS} is the reference for all voltage measurements.

έτ/

BUS OPERATIONS

There are five standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby and Automatic Standby. See Tables 2, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

Bus Read. Bus Read operations read from the memory cells, or specific registers in the Command Interface. A valid Bus Read operation involves setting the desired address on the Address Inputs, applying a Low signal, V_{IL} , to Chip Enable and Output Enable and keeping Write Enable High, V_{IH} . The Data Inputs/Outputs will output the value, see Figure 10, Read Mode AC Waveforms, and Table 10, Read AC Characteristics, for details of when the output becomes valid.

Bus Write. Bus Write operations write to the Command Interface. A valid Bus Write operation begins by setting the desired address on the Address Inputs. The Address Inputs are latched by the Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High, V_{IH} , during the whole Bus Write operation. See Figures 11 and 12, Write AC Waveforms, and Tables 11 and 12, Write AC Characteristics, for details of the timing requirements.

Output Disable. The Data Inputs/Outputs are in the high impedance state when Output Enable is High, V_{IH} .

Standby. When Chip Enable is High, V_{IH} , the memory enters Standby mode and the Data Inputs/Outputs pins are placed in the high-impedance state. To reduce the Supply Current to the Standby Supply Current, I_{CC2}, Chip Enable should

be held within $V_{CC} \pm 0.2V$. For the Standby current level see Table 9, DC Characteristics.

During program or erase operations the memory will continue to use the Program/Erase Supply Current, I_{CC3} , for Program or Erase operations until the operation completes.

Automatic Standby. If CMOS levels ($V_{CC} \pm 0.2V$) are used to drive the bus and the bus is inactive for 300ns or more the memory enters Automatic Standby where the internal Supply Current is reduced to the Standby Supply Current, I_{CC2} . The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.

Special Bus Operations

Additional bus operations can be performed to read the Electronic Signature and also to apply and remove Block Protection. These bus operations are intended for use by programming equipment and are not usually used in applications. They require V_{ID} to be applied to some pins.

Electronic Signature. The memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. These codes can be read by applying the signals listed in Tables 2, Bus Operations.

Block Protection and Blocks Unprotection.

Blocks can be protected in groups of 4 against accidental Program or Erase. See Appendix A, Table 17, Block Addresses, for details of which blocks must be protected together as a group. Protected blocks can be unprotected to allow data to be changed.

There are two methods available for protecting and unprotecting the blocks, one for use on programming equipment and the other for in-system use. Block Protect and Chip Unprotect operations are described in Appendix C.

Operation	Ē	G	w	Address Inputs A0-A20	Data Inputs/Outputs DQ7-DQ0
Bus Read	VIL	VIL	VIH	Cell Address	Data Output
Bus Write	V _{IL}	VIH	VIL	Command Address	Data Input
Output Disable	Х	VIH	V _{IH}	Х	Hi-Z
Standby	VIH	Х	Х	Х	Hi-Z
Read Manufacturer Code	V _{IL}	VIL	V _{IH}	A0 = V _{IL} , A1 = V _{IL} , A9 = V _{ID} , Others V _{IL} or V _{IH}	20h
Read Device Code	V _{IL}	VIL	VIH		ADh

Note: $X = V_{IL}$ or V_{IH} .

COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. Failure to observe a valid sequence of Bus Write operations will result in the memory returning to Read mode. The long command sequences are imposed to maximize data security.

Refer to Table 3, Commands, in conjunction with the following text descriptions.

Read/Reset Command. The Read/Reset command returns the memory to its Read mode where it behaves like a ROM or EPROM, unless otherwise stated. It also resets the errors in the Status Register. Either one or three Bus Write operations can be used to issue the Read/Reset command.

The Read/Reset Command can be issued, between Bus Write cycles before the start of a program or erase operation, to return the device to read mode. Once the program or erase operation has started the Read/Reset command is no longer accepted. The Read/Reset command will not abort an Erase operation when issued while in Erase Suspend.

Auto Select Command. The Auto Select command is used to read the Manufacturer Code, the Device Code and the Block Protection Status. Three consecutive Bus Write operations are required to issue the Auto Select command. Once the Auto Select command is issued the memory remains in Auto Select mode until a Read/Reset command is issued. Read CFI Query and Read/ Reset commands are accepted in Auto Select mode, all other commands are ignored.

From the Auto Select mode the Manufacturer Code can be read using a Bus Read operation with $A0 = V_{IL}$ and $A1 = V_{IL}$. The other address bits may be set to either V_{IL} or V_{IH} . The Manufacturer Code for STMicroelectronics is 20h.

The Device Code can be read using a Bus Read operation with $A0 = V_{IH}$ and $A1 = V_{IL}$. The other address bits may be set to either V_{IL} or V_{IH} . The Device Code for the M29F016D ADh.

The Block Protection Status of each block can be read using a Bus Read operation with $A0 = V_{IL}$, $A1 = V_{IH}$, and A12-A20 specifying the address of the block. The other address bits may be set to either V_{IL} or V_{IH}. If the addressed block is protected then 01h is output on Data Inputs/Outputs DQ0-DQ7, otherwise 00h is output.

Program Command. The Program command can be used to program a value to one address in the memory array at a time. The command requires four Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

If the address falls in a protected block then the Program command is ignored, the data remains unchanged. The Status Register is never read and no error condition is given.

During the program operation the memory will ignore all commands. It is not possible to issue any command to abort or pause the operation. Typical program times are given in Table 4. Bus Read operations during the program operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the program operation has completed the memory will return to the Read mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

Note that the Program command cannot change a bit set at '0' back to '1'. One of the Erase Commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

Unlock Bypass Command. The Unlock Bypass command is used in conjunction with the Unlock Bypass Program command to program the memory. When the cycle time to the device is long (as with some EPROM programmers) considerable time saving can be made by using these commands. Three Bus Write operations are required to issue the Unlock Bypass command.

Once the Unlock Bypass command has been issued the memory will only accept the Unlock Bypass Program command and the Unlock Bypass Reset command. The memory can be read as if in Read mode.

Unlock Bypass Program Command. The Unlock Bypass Program command can be used to program one address in the memory array at a time. The command requires two Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

The Program operation using the Unlock Bypass Program command behaves identically to the Program operation using the Program command. A protected block cannot be programmed; the operation cannot be aborted and the Status Register is read. Errors must be reset using the Read/Reset command, which leaves the device in Unlock Bypass Mode. See the Program command for details on the behavior.

Unlock Bypass Reset Command. The Unlock Bypass Reset command can be used to return to Read/Reset mode from Unlock Bypass Mode. Two Bus Write operations are required to issue the Unlock Bypass Reset command. Read/Reset

\$7/

command does not exit from Unlock Bypass Mode.

Chip Erase Command. The Chip Erase command can be used to erase the entire chip. Six Bus Write operations are required to issue the Chip Erase Command and start the Program/Erase Controller.

If any blocks are protected then these are ignored and all the other blocks are erased. If all of the blocks are protected the Chip Erase operation appears to start but will terminate within about 100µs, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the erase operation the memory will ignore all commands, including the Erase Suspend command. It is not possible to issue any command to abort the operation. Typical chip erase times are given in Table 4. All Bus Read operations during the Chip Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Chip Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read Mode.

The Chip Erase Command sets all of the bits in unprotected blocks of the memory to '1'. All previous data is lost.

Block Erase Command. The Block Erase command can be used to erase a list of one or more blocks. Six Bus Write operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth Bus Write operation using the address of the additional block. The Block Erase operation starts the Program/Erase Controller about 50µs after the last Bus Write operation. Once the Program/Erase Controller starts it is not possible to select any more blocks. Each additional block must therefore be selected within 50µs of the last block. The 50µs timer restarts when an additional block is selected. The Status Register can be read after the sixth Bus Write operation. See the Status Register section for details on how to identify if the Program/ Erase Controller has started the Block Erase operation.

If any selected blocks are protected then these are ignored and all the other selected blocks are erased. If all of the selected blocks are protected the Block Erase operation appears to start but will terminate within about 100μ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the Block Erase operation the memory will ignore all commands except the Erase Suspend command. Typical block erase times are given in Table 4. All Bus Read operations during the Block Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Block Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

The Block Erase Command sets all of the bits in the unprotected selected blocks to '1'. All previous data in the selected blocks is lost.

Erase Suspend Command. The Erase Suspend Command may be used to temporarily suspend a Block Erase operation and return the memory to Read mode. The command requires one Bus Write operation.

The Program/Erase Controller will suspend within 15µs of the Erase Suspend Command being issued. Once the Program/Erase Controller has stopped the memory will be set to Read mode and the Erase will be suspended. If the Erase Suspend command is issued during the period when the memory is waiting for an additional block (before the Program/Erase Controller starts) then the Erase is suspended immediately and will start immediately when the Erase Resume Command is issued. It is not possible to select any further blocks to erase after the Erase Resume.

During Erase Suspend it is possible to Read and Program cells in blocks that are not being erased; both Read and Program operations behave as normal on these blocks. If any attempt is made to program in a protected block or in the suspended block then the Program command is ignored and the data remains unchanged. The Status Register is not read and no error condition is given. Reading from blocks that are being erased will output the Status Register.

It is also possible to issue the Auto Select, Read CFI Query and Unlock Bypass commands during an Erase Suspend. The Read/Reset command must be issued to return the device to Read Array mode before the Resume command will be accepted.

Erase Resume Command. The Erase Resume command must be used to restart the Program/ Erase Controller after an Erase Suspend. The device must be in Read Array mode before the Resume command will be accepted. An erase can be suspended and resumed more than once.

Read CFI Query Command. The Read CFI Query Command is used to read data from the Common Flash Interface (CFI) Memory Area. This

command is valid when the device is in the Read Array mode, or when the device is in Autoselected mode.

One Bus Write cycle is required to issue the Read CFI Query Command. Once the command is issued subsequent Bus Read operations read from the Common Flash Interface Memory Area.

The Read/Reset command must be issued to return the device to the previous mode (the Read Array mode or Autoselected mode). A second Read/ Reset command would be needed if the device is to be put in the Read Array mode from Autoselected mode.

See Appendix B, Tables 18, 19, 20, 21, 22 and 23 for details on the information contained in the Common Flash Interface (CFI) memory area.

Block Protect and Chip Unprotect Commands. Groups of blocks can be protected against accidental Program or Erase. The Protection Groups are shown in Appendix A, Table 17. The whole chip can be unprotected to allow the data inside the blocks to be changed.

Block Protect and Chip Unprotect operations are described in Appendix C.

۲/

	ength					Bus	Write	Operati	ons				
Command for the second		1st		2nd		3rd		4th		5th		6th	
	Ľ	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	Х	F0			\mathcal{Y}^{-}							
Reau/Reset	3	555	AA	2AA	55	Х	F0						
Auto Select	3	555	AA	2AA	55	555	90						
Program	4	555	AA	2AA	55	555	A0	PA	PD				
Unlock Bypass	3	555	AA	2AA	55	555	20						
Unlock Bypass Program	2	x	A0	PA	PD								
Unlock Bypass Reset	2	Х	90	Х	00								
Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Block Erase	6+	555	AA	2AA	55	555	80	555	AA	2AA	55	BA	30
Erase Suspend	1	Х	B0										
Erase Resume	1	Х	30										
Read CFI Query	1	55	98										

Table 3. Commands

Note: X Don't Care, PA Program Address, PD Program Data, BA Any address in the Block. All values in the table are in hexadecimal.

Parameter	Min	Тур ⁽¹⁾	Typical after 100k W/E Cycles ⁽¹⁾	Max	Unit
Chip Erase		25	25	120	S
Block Erase (64 Kbytes)		0.8		6	S
Program (Byte)		10		200	μs
Chip Program (Byte by Byte)		25		120	s
Program/Erase Cycles (per Block)	100,000				cycles

Table 4. Program, Erase Times and Program, Erase Endurance Cycles

Note: 1. $T_A = 25^{\circ}C$, $V_{CC} = 5V$.

STATUS REGISTER

Bus Read operations from any address always read the Status Register during Program and Erase operations. It is also read during Erase Suspend when an address within a block being erased is accessed.

The bits in the Status Register are summarized in Table 5, Status Register Bits.

Data Polling Bit (DQ7). The Data Polling Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Data Polling Bit is output on DQ7 when the Status Register is read.

During Program operations the Data Polling Bit outputs the complement of the bit being programmed to DQ7. After successful completion of the Program operation the memory returns to Read mode and Bus Read operations from the address just programmed output DQ7, not its complement.

During Erase operations the Data Polling Bit outputs '0', the complement of the erased state of DQ7. After successful completion of the Erase operation the memory returns to Read Mode.

In Erase Suspend mode the Data Polling Bit will output a '1' during a Bus Read operation within a block being erased. The Data Polling Bit will change from a '0' to a '1' when the Program/Erase Controller has suspended the Erase operation.

Figure 6, Data Polling Flowchart, gives an example of how to use the Data Polling Bit. A Valid Address is the address being programmed or an address within the block being erased.

Toggle Bit (DQ6). The Toggle Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Toggle Bit is output on DQ6 when the Status Register is read.

During Program and Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with succes-

sive Bus Read operations at any address. After successful completion of the operation the memory returns to Read mode.

During Erase Suspend mode the Toggle Bit will output when addressing a cell within a block being erased. The Toggle Bit will stop toggling when the Program/Erase Controller has suspended the Erase operation.

If any attempt is made to erase a protected block, the operation is aborted, no error is signalled and DQ6 toggles for approximately 100µs. If any attempt is made to program a protected block or a suspended block, the operation is aborted, no error is signalled and DQ6 toggles for approximately 1µs.

Figure 7, Data Toggle Flowchart, gives an example of how to use the Data Toggle Bit.

Error Bit (DQ5). The Error Bit can be used to identify errors detected by the Program/Erase Controller. The Error Bit is set to '1' when a Program, Block Erase or Chip Erase operation fails to write the correct data to the memory. If the Error Bit is set a Read/Reset command must be issued before other commands are issued. The Error bit is output on DQ5 when the Status Register is read.

Note that the Program command cannot change a bit set to '0' back to '1' and attempting to do so will set DQ5 to '1'. A Bus Read operation to that address will show the bit is still '0'. One of the Erase commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

Erase Timer Bit (DQ3). The Erase Timer Bit can be used to identify the start of Program/Erase Controller operation during a Block Erase command. Once the Program/Erase Controller starts erasing the Erase Timer Bit is set to '1'. Before the Program/Erase Controller starts the Erase Timer Bit is set to '0' and additional blocks to be erased may be written to the Command Interface. The Erase Timer Bit is output on DQ3 when the Status Register is read.

Alternative Toggle Bit (DQ2). The Alternative Toggle Bit can be used to monitor the Program/ Erase controller during Erase operations. The Alternative Toggle Bit is output on DQ2 when the Status Register is read.

During Chip Erase and Block Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations from addresses within the blocks being erased. A protected block is treated the same as a block not being erased. Once the operation completes the memory returns to Read mode.

During Erase Suspend the Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive

Bus Read operations from addresses within the blocks being erased. Bus Read operations to addresses within blocks not being erased will output the memory cell data as if in Read mode.


After an Erase operation that causes the Error Bit to be set the Alternative Toggle Bit can be used to identify which block or blocks have caused the error. The Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read Operations from addresses within blocks that have not erased correctly. The Alternative Toggle Bit does not change if the addressed block has erased correctly.

Operation	Address	DQ7	DQ6	DQ5	DQ3	DQ2	RB
Program	Any Address	DQ7	Toggle	0	-	-	0
Program During Erase Suspend	Any Address	DQ7	Toggle	0	_		0
Program Error	Any Address	DQ7	Toggle	1	-	<u> </u>	0
Chip Erase	Any Address	0	Toggle	0	~~O	Toggle	0
Block Erase before	Erasing Block	0	Toggle	0	0	Toggle	0
timeout	Non-Erasing Block	0	Toggle	0	0	No Toggle	0
Block Erase	Erasing Block	0	Toggle	0	1	Toggle	0
DIUCK ETASE	Non-Erasing Block	0	Toggle	0	1	No Toggle	0
Eroop Suppond	Erasing Block	1	No Toggle	0	-	Toggle	1
Erase Suspend	Non-Erasing Block		Data	read as no	ormal		1
Erase Error	Good Block Address	0	Toggle	1	1	No Toggle	0
	Faulty Block Address	0	Toggle	1	1	Toggle	0

Table 5. Status Register Bits

Note: Unspecified data bits should be ignored.







MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

A7

Table 6. Absolute Maximum Ratings

	Parameter	Min	Max	Uni
T _{BIAS}	Temperature Under Bias	-50	125	°C
T _{STG}	Storage Temperature	-65	150	°C
V _{IO}	Input or Output Voltage ⁽¹⁾	-0.6	V _{CC} + 0.6	V
Vcc	Supply Voltage	-0.6	6	V
V _{ID}	Identification Voltage	-0.6	13.5	V
	obsolet	eri		
	Identification Voltage a Voltage may undershoot to –2V or overshoot to V _{CC} +2V during transition Voltage may undershoot to –2V or overshoot to V _{CC} +2V during transition Obsolution Obsolution			

DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in Table 7, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 7. Operating and AC Measurement Conditions

Parameter	Ę	55	70/	Unit	
	Min	Max	Min	Max	
V _{CC} Supply Voltage	4.5	5.5	4.5	5.5	V
Ambient Operating Temperature	- 40	85	- 40	85	°C
Load Capacitance (CL)	3	30	1(pF	
Input Rise and Fall Times		10		10	ns
Input Pulse Voltages	0 to 3		0.45 to 2.4		Sv
Input and Output Timing Ref. Voltages	1	.5	0.8 ar	v	




Figure 8. AC Measurement I/O Waveform




Table 8. Device Capacitance

0.45V

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

0.8V

AI05276

Note: Sampled only, not 100% tested.



Table 9. DC Characteristics

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Input Leakage Current Output Leakage Current Supply Current (Read) Supply Current (Standby) TTL Supply Current (Standby) CMOS Supply Current (Program/Erase) Input Low Voltage Dutput Low Voltage Output Low Voltage Output High Voltage TTL	$0V \leq V_{IN} \leq V_{CC}$ $0V \leq V_{OUT} \leq V_{CC}$ $\overline{E} = V_{IL}, \overline{G} = V_{IH}, f = 6MHz$ $\overline{E} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$ Program/Erase Controller active	-0.5 2	+1 +1 20 2 150 20 0.8	H m M
$ \begin{array}{c} I_{CC1} & \xi \\ I_{CC2} & \xi \\ I_{CC3} & \xi \\ I_{CC4} & (1) & \xi \\ V_{IL} & I \\ V_{IH} & I \\ V_{OH} & C \\ V_{OH} & C \\ V_{OH} & I \\ V_{OH} & I \\ V_{ID} & I \\ $	Supply Current (Read) Supply Current (Standby) TTL Supply Current (Standby) CMOS Supply Current (Program/Erase) Input Low Voltage Dutput High Voltage Dutput Low Voltage TTL	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f = 6MHz$ $\overline{E} = V_{IH}$ $\overline{E} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$ Program/Erase Controller active $I_{OL} = 5.8mA$		20 2 150 20 0.8	n n ŀ
$\begin{array}{c} I_{CC2} & \varsigma \\ I_{CC3} & \varsigma \\ I_{CC4} & \varsigma \\ I_{CC4} & \varsigma \\ \hline & & & \\ V_{IL} & I \\ \hline & & & \\ V_{OL} & G \\ \hline & & & \\ V_{OH} & G \\ \hline & & & \\ V_{OH} & I \\ \hline & & & \\ \hline & & & \\ V_{ID} & I \\ \hline & & & \\ \end{array}$	Supply Current (Standby) TTL Supply Current (Standby) CMOS Supply Current (Program/Erase) Input Low Voltage Dutput High Voltage Dutput High Voltage TTL	$\overline{E} = V_{IH}$ $\overline{E} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$ Program/Erase Controller active $I_{OL} = 5.8 \text{mA}$		2 150 20 0.8	r I r
$ \begin{array}{c} I_{CC3} & \xi \\ I_{CC4} & (1) & \xi \\ V_{IL} & I \\ V_{IH} & I \\ V_{OL} & C \\ V_{OH} & C \\ V_{OH} & I \\ V_{ID} & I \\ V_{ID}$	Supply Current (Standby) CMOS Supply Current (Program/Erase) Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage TTL	$\overline{E} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$ Program/Erase Controller active $I_{OL} = 5.8 \text{mA}$		150 20 0.8	h
$ CC4 ^{(1)} = 8$ $ V_{IL} = 1$ $ V_{IH} = 1$ $ V_{OL} = 6$ $ V_{OH} = \frac{6}{6}$ $ V_{ID} = 1$	Supply Current (Program/Erase) Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage TTL	$\overline{RP} = V_{CC} \pm 0.2V$ Program/Erase Controller active $I_{OL} = 5.8 \text{mA}$		20 0.8	r
$ \begin{array}{c} V_{IL} & I \\ V_{IH} & I \\ V_{OL} & C \\ V_{OH} & C \\ V_{OH} & C \\ V_{ID} & I \\ $	nput Low Voltage nput High Voltage Output Low Voltage Output High Voltage TTL	Controller active		0.8	
$ \begin{array}{c} V_{IH} & I \\ V_{OL} & C \\ V_{OH} & C \\ \hline V_{ID} & I \\ $	nput High Voltage Output Low Voltage Output High Voltage TTL				
V _{OL} (V _{OH} (V _{ID} I	Output Low Voltage Output High Voltage TTL		2		
V _{OH}	Output High Voltage TTL			V _{CC} + 0.5	
V _{OH} V _{ID} I				0.45	
V _{ID} I		I _{OH} = -2.5mA	2.4		S
	Output High Voltage CMOS	I _{OH} = −100μA	V _{CC} – 0.4	Ċ.	
l _{ID} l	dentification Voltage		11.5	12.5	
	dentification Current	A9 = V _{ID}	Š	100	
V _{LKO} ⁽¹⁾ F	Program/Erase Lockout Supply Voltage	~ (3.2	4.2	
	Identification Current Program/Erase Lockout Supply Voltage ed only, not 100% tested.	obsu			

Figure 10. Read AC Waveforms




Table 10. Read AC Characteristics

Symbol	Alt	Parameter	Test Condition		M29F	Unit	
Symbol	AIL	Falanetei	Test Conc		55	70/ 90	Onic
t _{AVAV}	t _{RC}	Address Valid to Next Address Valid	$\overline{\overline{E}} = V_{IL}, \\ \overline{G} = V_{IL}$	$\frac{\overline{E}}{\overline{G}} = V_{IL},$ Min		70	ns
t _{AVQV}	tACC	Address Valid to Output Valid	$\overline{\overline{E}} = V_{IL}, \\ \overline{\overline{G}} = V_{IL}$	$\frac{\overline{E} = V_{IL}}{\overline{G} = V_{IL}} \qquad Max$		70	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	D Enable Low to Output Transition $\overline{G} = V_{IL}$ Min		0	0	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	t Valid $\overline{G} = V_{IL}$		55	70	ns
t _{GLQX} ⁽¹⁾	toLZ	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$ Min		0	0	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$	Ē = V _{IL} Max		30	ns
t _{EHQZ} ⁽¹⁾	t _{HZ}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	Max	18	20	ns
t _{GHQZ} ⁽¹⁾	tDF	Output Enable High to Output Hi-Z	E = V _{IL} Max		18	20	ns
tehqx tghqx taxqx	t _{OH}	Chip Enable, Output Enable or Address Transition to Output Transition		Min	0	0	ns

Note: 1. Sampled only, not 100% tested.




Figure 11. Write AC Waveforms, Write Enable Controlled

Symbol	A 14	Baramatar	M29F	11-14		
Symbol	Alt	Parameter		55	70/ 90	Unit
t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	Min	55	70	ns
tELWL	tcs	Chip Enable Low to Write Enable Low	Min	0	0	ns
twlwh	t _{WP}	Write Enable Low to Write Enable High	Min	45	45	ns
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	Min	45	45	ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	Min	0	0	ns
twhen	tсн	Write Enable High to Chip Enable High	Min	0	0	ns
t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	Min	20	20	ns
tavwl	t _{AS}	Address Valid to Write Enable Low	Min	0	0	ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	Min	45	45	ns
t _{GHWL}		Output Enable High to Write Enable Low	Min	0	0	ns
tWHGL	t _{OEH}	Write Enable High to Output Enable Low	Min	0	0	ns
t _{WHRL} ⁽¹⁾	t _{BUSY}	Program/Erase Valid to RB Low	Max	30	30	ns
t VCHEL	tvcs	V _{CC} High to Chip Enable Low	Min	50	50	μs

57

Note: 1. Sampled only, not 100% tested.




Figure 12. Write AC Waveforms, Chip Enable Controlled

Table 12. Write	AC Characteristics,	Chip Enable Controlled
-----------------	---------------------	-------------------------------

Symbol	Alt	Baramatar	M29F	l lm it		
Symbol	AIL	Parameter	55	70/ 90	Unit	
t _{AVAV}	twc	Address Valid to Next Address Valid	Min	55	70	ns
tWLEL	tws	Write Enable Low to Chip Enable Low	Min	0	0	ns
tELEH	t _{CP}	Chip Enable Low to Chip Enable High	Min	45	45	ns
tDVEH	t _{DS}	Input Valid to Chip Enable High	Min	45	45	ns
t _{EHDX}	t _{DH}	Chip Enable High to Input Transition Mi		0	0	ns
tehwh	twn	Chip Enable High to Write Enable High	Min	0	0	ns
t _{EHEL}	t _{CPH}	Chip Enable High to Chip Enable Low		20	20	ns
tAVEL	t _{AS}	Address Valid to Chip Enable Low	Min	0	0	ns
t _{ELAX}	t _{AH}	Chip Enable Low to Address Transition	Min	45	45	ns
tGHEL		Output Enable High Chip Enable Low	Min	0	0	ns
t _{EHGL}	t _{OEH}	Chip Enable High to Output Enable Low		0	0	ns
t _{EHRL} ⁽¹⁾	t _{BUSY}	Program/Erase Valid to RB Low		30	30	ns
t∨CHWL	t _{VCS}	V _{CC} High to Write Enable Low	Min	50	50	μs

Note: 1. Sampled only, not 100% tested.

|--|




Figure 13. Reset/Block Temporary Unprotect AC Waveforms

Table 13. R	Reset/Bl	ock Temporary Unprotect AC Characteristics

Sumbol	A 14	Baramatar	M29F	11		
Symbol	Alt	Parameter	55	70/ 90	Unit	
t _{PHWL} ⁽¹⁾ t _{PHEL} t _{PHGL} ⁽¹⁾	t _{RH}	RP High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	50	50	ns
t _{RHWL} ⁽¹⁾ t _{RHEL} ⁽¹⁾ t _{RHGL} ⁽¹⁾	t _{RB}	RB High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	0	0	ns
t _{PLPX}	t _{RP}	RP Pulse Width	Min	500	500	ns
t _{PLYH} ⁽¹⁾	t _{READY}	RP Low to Read Mode	Max	10	10	μs
t _{PHPHH} ⁽¹⁾	t _{VIDR}	RP Rise Time to V _{ID}	Min	500	500	ns


21

57

Note: 1. Sampled only, not 100% tested. .y,1 0050lete

PACKAGE MECHANICAL





		millimatoro	— () ¥	1	inches		
Symbol		millimeters		Inches			
5	Тур	Min	Max	Тур	Min	Max	
А		419	1.200			0.0472	
A1		0.050	0.150		0.0020	0.0059	
A2		0.950	1.050		0.0374	0.0413	
В	00	0.170	0.270		0.0067	0.0106	
С	0.	0.100	0.210		0.0039	0.0083	
D		19.800	20.200		0.7795	0.7953	
D1		18.300	18.500		0.7205	0.7283	
E		9.900	10.100		0.3898	0.3976	
е	0.500	-	-	0.0197	-	-	
L		0.500	0.700		0.0197	0.0276	
α		0°	5°		0°	5°	
Ν		40	•		40	•	
CP			0.100			0.0039	





Figure 15. SO44 – 44 lead Plastic Small Outline, 525 mils body width, Package Outline

Table 15. SO44 – 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data

Cumhal		millimeters		inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
A			2.80			0.1102	
A1		0.10			0.0039		
A2	2.30	2.20	2.40	0.0906	0.0866	0.0945	
b	0.40	0.35	0.50	0.0157	0.0138	0.0197	
С	0.15	0.10	0.20	0.0059	0.0039	0.0079	
СР	20		0.08			0.0030	
E	13.30	13.20	13.50	0.5236	0.5197	0.5315	
D	28.20	28.00	28.40	1.1102	1.1024	1.1181	
e	1.27	-	-	0.0500	-	_	
HE	16.00	15.75	16.25	0.6299	0.6201	0.6398	
L	0.80			0.0315			
N		44			44		
α			8			8	

PART NUMBERING

Table 16. Ordering Information Scheme



Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.



APPENDIX A. BLOCK ADDRESS TABLE

Table 17. Block Addresses, M29F016D

#	Size, KByte	Address Range	Protection Group
31	64	1F0000h-1FFFFFh	
30	64	1E0000h-1EFFFFh	_
29	64	1D0000h-1DFFFFh	7
28	64	1C0000h-1CFFFFh	
27	64	1B0000h-1BFFFFh	
26	64	1A0000h-1AFFFFh	e
25	64	190000h-19FFFFh	6
24	64	180000h-18FFFFh	
23	64	170000h-17FFFFh	
22	64	160000h-16FFFFh	5
21	64	150000h-15FFFFh	5
20	64	140000h-14FFFFh	
19	64	130000h-13FFFFh	
18	64	120000h-12FFFFh	4
17	64	110000h-11FFFFh	4
16	64	100000h-10FFFFh	
15	64	0F0000h-0FFFFFh	
14	64	0E0000h-0EFFFFh	3
13	64	0D0000h-0DFFFFh	5
12	64	0C0000h-0CFFFFh	
11	64	0B0000h-0BFFFFh	16)
10	64	0A0000h-0AFFFFh	2
9	64	090000h-09FFFFh	
8	64	080000h-08FFFFh	
7	64	070000h-07FFFFh	
6	64	060000h-06FFFFh	1
5	64	050000h-05FFFFh	I
4	64	040000h-04FFFFh	
3	64	030000h-03FFFFh	
2	64	020000h-02FFFFh	0
1	64	010000h-01FFFFh	Ŭ
0	64	000000h-00FFFFh	

psolete Product(S)

26/37

APPENDIX B. COMMON FLASH INTERFACE (CFI)

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the CFI Query Command is issued the device enters CFI Query mode and the data structure is read from the memory. Tables 18, 19, 20, 21, 22 and 23 show the addresses used to retrieve the data.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see Table 23, Security Code area). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read command to return to Read mode.

Address		Sub-section Name	Description	
10h	CFI Qu	ery Identification String	Command set ID and algorithm data offse	et
1Bh	System	Interface Information	Device timing & voltage information	
27h	Device	Geometry Definition	Flash device layout	5
40h	Primary table	/ Algorithm-specific Extended Query	Additional information specific to the Prim Algorithm (optional)	ary
61h	Securit	y Code Area	64 bit unique device number	
,		presented on the lowest order data outputs.	tepto	
Address	Data	Descr	intion	Value

Table 18. Query Structure Overview

Table 19. CFI Query Identification String

Address	Data	Description	Value
10h	51h	55	"Q"
11h	52h	Query Unique ASCII String "QRY"	"R"
12h	59h		"Y"
13h	02h	Primary Algorithm Command Set and Control Interface ID code 16 bit ID code	AMD
14h	00h	defining a specific algorithm	Compatible
15h	40h	Address for Brimen: Algerithm sytended Query table (see Table 21)	P = 40h
16h	00h	Address for Primary Algorithm extended Query table (see Table 21)	P = 40h
17h	00h	Alternate Vendor Command Set and Control Interface ID Code second vendor	NIA
18h	00h	- specified algorithm supported	NA
19h	00h	Address for Alternate Algorithm extended Query table	NA
1Ah	00h		INA

A7/

1Bh 1Ch 1Dh 1Eh 1Fh 20h	45h 55h 00h 00h	V _{CC} Logic Supply Minimum Program/Erase voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV V _{CC} Logic Supply Maximum Program/Erase voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in volts bit 3 to 0 BCD value in 100 mV V _{PP} [Programming] Supply Minimum Program/Erase voltage 00h not supported	4.5V 5.5V NA
1Dh 1Eh 1Fh	00h	bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV VPP [Programming] Supply Minimum Program/Erase voltage 00h not supported	
1Eh 1Fh		00h not supported	NA
1Fh	00h		1
		V _{PP} [Programming] Supply Maximum Program/Erase voltage 00h not supported	NA
20h	04h	Typical timeout per single byte program = 2 ⁿ μs	16µs
	00h	Typical timeout for minimum size write buffer program = $2^{n} \mu s$	NA
21h	0Ah	Typical timeout per individual block erase = 2 ⁿ ms	1s
22h	00h	Typical timeout for full chip erase = 2 ⁿ ms	see note (1
23h	04h	Maximum timeout for byte program = 2 ⁿ times typical	256µs
24h	00h	Maximum timeout for write buffer program = 2 ⁿ times typical	NA
25h	03h	Maximum timeout per individual block erase = 2 ⁿ times typical	8s
26h	00h	Maximum timeout for chip erase = 2 ⁿ times typical	see note (1
	eteP	CFI ODSOLOUCIUS	

57

Table 20. CFI Query System Interface Information

27h
28h 29h
2Ah 2Bh
2Ch
2Dh 2Eh
2Fh 30h

Table 21. Device Geometry Definition



Address	Data	Description	Value
40h	50h		"P"
41h	52h	Primary Algorithm extended Query table unique ASCII string "PRI"	"R"
42h	49h		" "
43h	31h	Major version number, ASCII	"1"
44h	30h	Minor version number, ASCII	"0"
45h	00h	Address Sensitive Unlock (bits 1 to 0) 00 = required, 01= not required Silicon Revision Number (bits 7 to 2)	Yes
46h	02h	Erase Suspend 00 = not supported, 01 = Read only, 02 = Read and Write	
47h	04h	Block Protection 00 = not supported, x = number of blocks per group	4
48h	01h	Temporary Block Unprotect 00 = not supported, 01 = supported	yes
49h	04h	Block Protect /Unprotect 04 = M29W400B mode	4
4Ah	00h	Simultaneous Operations, 00 = not supported	No
4Bh	00h	Burst Mode, 00 = not supported, 01 = supported	No
4Ch	00h	Page Mode, 00 = not supported, 01 = 4 page word, 02 = 8 page word	No

Table 22. Primary Algorithm-Specific Extended Query Table

Table 23. Security Code Area

Address	Data	Description
61h	XX	
62h	XX	
63h	XX	16)
64h	XX	C4 hiturian davias sumbar
65h	XX	64 bit: unique device number
66h	XX	0.Y.
67h	xx	
68h	XX	
psolet	e	

A7/

APPENDIX C. BLOCK PROTECTION

Block protection can be used to prevent any operation from modifying the data stored in the memory. The blocks are protected in groups, refer to Appendix A, Table 17 for details of the Protection Groups. Once protected, Program and Erase operations within the protected group fail to change the data.

There are three techniques that can be used to control Block Protection, these are the Programmer technique, the In-System technique and Temporary Unprotection. Temporary Unprotection is controlled by the Reset/Block Temporary Unprotection pin, RP; this is described in the Signal Descriptions section.

To protect the Extended Block issue the Enter Extended Block command and then use either the Programmer or In-System technique. Once protected issue the Exit Extended Block command to return to read mode. The Extended Block protection is irreversible, once protected the protection cannot be undone.

Programmer Technique

The Programmer technique uses high (V_{ID}) voltage levels on some of the bus pins. These cannot be achieved using a standard microprocessor bus, therefore the technique is recommended only for use in Programming Equipment.

To protect a group of blocks follow the flowchart in Figure 16, Programmer Equipment Block Protect Flowchart. To unprotect the whole chip it is necessary to protect all of the groups first, then all groups can be unprotected at the same time. To unprotect the chip follow Figure 17, Programmer Equipment Chip Unprotect Flowchart. Table 24, Programmer Technique Bus Operations, gives a summary of each operation.

The timing on these flowcharts is critical. Care should be taken to ensure that, where a pause is specified, it is followed as closely as possible. Do not abort the procedure before reaching the end. Chip Unprotect can take several seconds and a user message should be provided to show that the operation is progressing.

In-System Technique

The In-System technique requires a high voltage level on the Reset/Blocks Temporary Unprotect pin, RP. This can be achieved without violating the maximum ratings of the components on the micro-processor bus, therefore this technique is suitable for use after the memory has been fitted to the system.

To protect a group of blocks follow the flowchart in Figure 18, In-System Block Protect Flowchart. To unprotect the whole chip it is necessary to protect all of the groups first, then all the groups can be unprotected at the same time. To unprotect the chip follow Figure 19, In-System Chip Unprotect Flowchart.


The timing on these flowcharts is critical. Care should be taken to ensure that, where a pause is specified, it is followed as closely as possible. Do not allow the microprocessor to service interrupts that will upset the timing and do not abort the procedure before reaching the end. Chip Unprotect can take several seconds and a user message should be provided to show that the operation is progressing.

Operation	Ē	G	v ₩	Address Inputs A0-A20	Data Inputs/Outputs DQ15A–1, DQ14-DQ0
Block (Group) Protect ⁽¹⁾	VIL	VID	V _{IL} Pulse	A9 = V _{ID} , A12-A20 Block Address Others = X	x
Chip Unprotect	V _{ID}	V _{ID}	V _{IL} Pulse	$A9 = V_{ID}, A12 = V_{IH}, A15 = V_{IH}$ Others = X	х
Block (Group) Protection Verify	VIL	VIL	V _{IH}	$\begin{array}{l} A0=V_{IL},A1=V_{IH},A6=V_{IL},A9=V_{ID},\\ A12\text{-}A20 \text{ Block Address}\\ Others=X \end{array}$	Pass = XX01h Retry = XX00h
Block (Group) Unprotection Verify	VIL	VIL	V _{IH}	$\begin{array}{l} A0 = V_{IL}, A1 = V_{IH}, A6 = V_{IH}, A9 = V_{ID}, \\ A12\text{-}A20 \text{ Block Address} \\ Others = X \end{array}$	Retry = XX01h Pass = XX00h

Table 24. Programmer Technique Bus Operations, BYTE = VIH or VIL

Note: 1. Block Protection Groups are shown in Appendix A, Table 17.





57

Figure 16. Programmer Equipment Group Protect Flowchart

Note: Block Protection Groups are shown in Appendix A, Table 17.





Figure 17. Programmer Equipment Chip Unprotect Flowchart

Note: Block Protection Groups are shown in Appendix A, Table 17.



57



Note: Block Protection Groups are shown in Appendix A, Table 17.

35/37




Figure 19. In-System Equipment Chip Unprotect Flowchart

REVISION HISTORY

Table 25. Document Revision History

Date	Version	Revision Details
22-Jun-2001	-01	First Issue
03-Dec-2001	-02	90ns Speed Class added, Block Protection Appendix added, SO44 drawing and package mechanical data updated, CFI Table 22, address 2Fh data clarified, Read/Reset operation during Erase Suspend clarified .
05-Apr-2002	-03	Description of Ready/Busy signal clarified (and Figure 13 modified) Clarified allowable commands during block erase Clarified the mode the device returns to in the CFI Read Query command section
15-Jul-2003	3.1	Document promoted to full datasheet. No paragraphs, parameters or illustrations changed. Revision numbering modified: a minor revision is indicated by incrementing the digit after the dot, and a major revision, by incrementing the digit before the dot (revision version 03 equals 3.0)
19-Sep-2005	4.0	Table 16. Ordering Information Scheme: standard package added and ECOPACK version added for both standard package and Tape & Reel packing.
c016	teP	added for both standard package and Tape & Reel packing.

Information furmished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third paties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com