# Synchronous Presettable Binary Counter

The MC74AC161/74ACT161 and MC74AC163/74ACT163 are high–speed synchronous modulo–16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters.

The MC74AC161/74ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74AC163/74ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

#### **Features**

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 125 MHz
- Outputs Source/Sink 24 mA
- 'ACT161 and 'ACT163 Have TTL Compatible Inputs
- These are Pb-Free Devices




Figure 1. Pinout: 16-Lead Packages Conductors (Top View)

#### PIN ASSIGNMENT

PIN	FUNCTION
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
СР	Clock Pulse Input
MR	('161) Asynchronous Master Reset Input
SR	('163) Synchronous Reset Input
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs
PE	Parallel Enable Input
Q <sub>0</sub> -Q <sub>3</sub>	Flip–Flop Outputs
TC	Terminal Count Output




### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAM



SOIC-16 D SUFFIX CASE 751B



xxx = AC or ACTy = 1 or 3

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.




Figure 2. Logic Symbol

#### **FUNCTIONAL DESCRIPTION**

The MC74AC161/ACT161 and MC74AC163/ACT163 count modulo–16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip–flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '161) occur as a result of, and synchronous with, the LOW–to–HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('161), synchronous reset ('163), parallel load, count—up and hold. Five control inputs – Master Reset ( $\overline{\rm MR}$ , '161), Synchronous Reset ( $\overline{\rm SR}$ , '163), Parallel Enable ( $\overline{\rm PE}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET) – determine the mode of

**MODE SELECT TABLE** 

* <del>SR</del>	PE	CET	CEP	Action on the Rising Clock Edge ( )
L	Х	Х	Х	Reset (Clear)
Н	L	X	X	Load $(P_n \rightarrow Q_n)$
Н	Н	Н	Н	Count (Increment)
Н	Н	L	X	No Change (Hold)
Н	Н	X	L	No Change (Hold)

\*For '163 only H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial operation, as shown in the Mode Select Table. A LOW signal on  $\overline{MR}$  overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data (P<sub>n</sub>) inputs to be loaded into the flip–flops on the next rising edge of CP. With  $\overline{PE}$  and  $\overline{MR}$  ('161) or  $\overline{SR}$  ('163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74AC161/ACT161 and MC74AC163/ACT163 use D-type edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74AC568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip–flops, counters or registers. Logic Equations:

Count Enable = 
$$CEP \cdot CET \cdot \overline{PE}$$
  
 $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$ 





Figure 3. State Diagram



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 4. Logic Diagram

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5  to  +7.0	V
VI	DC Input Voltage	$-0.5 \le V_{I} \le V_{CC} + 0.5$	V
Vo	DC Output Voltage (Note 1)	$-0.5 \le V_{O} \le V_{CC} + 0.5$	V
I <sub>IK</sub>	DC Input Diode Current	±20	mA
I <sub>OK</sub>	DC Output Diode Current	±50	mA
I <sub>O</sub>	DC Output Sink/Source Current	±50	mA
I <sub>CC</sub>	DC Supply Current per Output Pin	±50	mA
I <sub>GND</sub>	DC Ground Current per Output Pin	±50	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
T <sub>L</sub>	Lead temperature, 1 mm from Case for 10 Seconds	260	°C
T <sub>J</sub>	Junction temperature under Bias	+ 150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	69.1	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 65°C (Note 3)	500	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage  Human Body Model (Note 4)  Machine Model (Note 5)  Charged Device Model (Note 6)	> 2000 > 200 > 1000	V
I <sub>Latch-Up</sub>	Latch-Up Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 7)	± 100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. I<sub>O</sub> absolute maximum rating must be observed.
- 2. The package thermal impedance is calculated in accordance with JESD51-7.
- 3. 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.
- 4. Tested to EIA/JESD22-A114-A.
- Tested to EIA/JESD22-A115-A.
- 6. Tested to JESD22-C101-A.
- 7. Tested to EIA/JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
.,	Control of Mallana	'AC	2.0	5.0	6.0	
V <sub>CC</sub>	Supply Voltage	'ACT	4.5	5.0	5.5	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Ref. to GND)	0	_	V <sub>CC</sub>	V	
		V <sub>CC</sub> @ 3.0 V	-	150	-	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Note 1)  'AC Devices except Schmitt Inputs	V <sub>CC</sub> @ 4.5 V	-	40	-	ns/V
	7.0 2011000 0.100pt Co.iiiiiii ii.pailo	V <sub>CC</sub> @ 5.5 V	-	25	-	
	Input Rise and Fall Time (Note 2)	V <sub>CC</sub> @ 4.5 V	-	10	-	no/\/
t <sub>r</sub> , t <sub>f</sub>	'ACT Devices except Schmitt Inputs	V <sub>CC</sub> @ 5.5 V	-	8.0	-	ns/V
TJ	Junction Temperature (PDIP)	-	-	-	140	°C
T <sub>A</sub>	Operating Ambient Temperature Range		-40	25	85	°C
I <sub>OH</sub>	Output Current – High		-	_	-24	mA
I <sub>OL</sub>	Output Current – Low		-	_	24	mA

<sup>1.</sup>  $V_{IN}$  from 30% to 70%  $V_{CC}$ ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2.  $V_{IN}$  from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

#### **DC CHARACTERISTICS**

			74	AC	74AC			
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -	+25°C	T <sub>A</sub> = -40°C to +85°C	Unit	Conditions	
			Тур	Guar	anteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V	
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V	
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I <sub>OUT</sub> = -50 μA	
		3.0 4.5 5.5	- - -	2.56 3.86 4.86	2.46 3.76 4.76	V	$^*$ V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> $-12 \text{ mA}$ $I_{OH}$ $-24 \text{ mA}$ $-24 \text{ mA}$	
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	Ι <sub>ΟUT</sub> = 50 μΑ	
		3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44	V	$^*$ V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> 12 mA $^I$ OL 24 mA 24 mA	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	_	±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND	
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	_	75	mA	V <sub>OLD</sub> = 1.65 V Max	
I <sub>OHD</sub>	Output Current	5.5	-	_	<b>-</b> 75	mA	V <sub>OHD</sub> = 3.85 V Min	
Icc	Maximum Quiescent Supply Current	5.5	_	8.0	80	μА	$V_{IN} = V_{CC}$ or GND	

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test.

NOTE:  $I_{IN}$  and  $I_{CC}$  @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V  $V_{CC}$ .

<sup>†</sup>Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

	Parameter			74AC16	1	74A	C161		
Symbol		V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
f <sub>max</sub>	Maximum Count Frequency	3.3 5.0	70 110	111 167	_	60 95	_	MHz	3–3
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.0 5.0	12.0 9.0	1.5 1.0	13.5 9.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	3.3 5.0	1.5 1.5	7.0 5.0	12.0 9.5	1.5 1.5	13.0 10.0	ns	3–6
t <sub>PLH</sub>	Propagation Delay CP to TC	3.3 5.0	3.0 2.0	9.0 6.0	15.0 10.5	2.5 1.5	16.5 11.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to TC	3.3 5.0	3.5 2.0	8.5 6.5	14.0 11.0	2.5 2.0	15.5 11.5	ns	3–6
t <sub>PLH</sub>	Propagation Delay CET to TC	3.3 5.0	2.0 1.5	5.5 3.5	9.5 6.5	1.5 1.0	11.0 7.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CET to TC	3.3 5.0	2.5 2.0	6.5 5.0	11.0 8.5	2.0 1.5	12.5 9.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	3.3 5.0	2.0 1.5	6.0 5.5	12.0 9.5	1.5 1.5	13.5 10.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to TC	3.3 5.0	3.5 2.5	10.0 8.5	15.0 13.0	3.0 2.5	17.5 13.5	ns	3–6

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

	Parameter		7	74AC163	3	74A	C163		
Symbol		V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
f <sub>max</sub>	Maximum Count Frequency	3.3 5.0	70 110	95 140	-	60 95	-	MHz	3–3
t <sub>PLH</sub>	Propagation Delay CP to $Q_n$ ( $\overline{PE}$ Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.5 5.5	12.5 9.0	1.5 1.0	13.5 9.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay $P(P) = P(P) = P(P)$ $P(P) = P(P)$ $P(P$	3.3 5.0	1.5 1.5	8.5 6.0	12.0 9.5	1.5 1.5	13.0 10.0	ns	3–6
t <sub>PLH</sub>	Propagation Delay CP to TC	3.3 5.0	3.0 2.0	9.5 7.0	15.0 10.5	2.5 1.5	16.5 11.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to TC	3.3 5.0	3.5 2.0	11.0 8.0	14.0 11.0	2.5 2.0	15.5 11.5	ns	3–6
t <sub>PLH</sub>	Propagation Delay CET to TC	3.3 5.0	2.0 1.5	7.5 5.5	9.5 6.5	1.5 1.0	11.0 7.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CET to TC	3.3 5.0	2.5 2.0	8.5 6.0	11.0 8.5	2.0 1.5	12.5 9.5	ns	3–6

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### **AC OPERATING REQUIREMENTS**

			7	74AC161	74AC161		
Symbol	Parameter	V <sub>CC</sub> * (V)	T,	դ = +25°C L = 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Unit	Fig. No.
			Тур	Guarantee	d Minimum		
t <sub>S</sub>	Setup Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	6.0 3.5	13.5 8.5	16.0 10.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	-7.0 -4.0	-1.0 0	-0.5 0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW PE to CP	3.3 5.0	6.5 4.0	11.5 7.5	14.0 8.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW PE to CP	3.3 5.0	-6.0 -3.5	0 0.5	0 0		3–9
t <sub>s</sub>	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.0 2.0	6.0 4.5	7.0 5.0	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-3.5 -2.0	0 0	0 0.5	ns	3–9
t <sub>w</sub>	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	2.0 2.0	3.5 2.5	4.0 3.0	ns	3–6
t <sub>w</sub>	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	2.0 2.0	4.0 3.0	4.5 3.5	ns	3–6
t <sub>w</sub>	MR Pulse Width, LOW	3.3 5.0	3.0 2.5	5.5 4.5	7.5 6.0	ns	3–6
t <sub>rec</sub>	Recovery Time MR to CP	3.3 5.0	-2.0 -1.0	-0.5 0	0 0.5	ns	3–9

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### **AC OPERATING REQUIREMENTS**

			7	74AC163	74AC163		
Symbol	Parameter	V <sub>CC</sub> * (V)		գ = +25°C L = 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Unit	Fig. No.
			Тур	Guarantee	d Minimum		
ts	Setup Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	5.5 4.0	13.5 8.5	16.0 10.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	-7.0 -5.0	-1.0 0	-0.5 0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW SR to CP	3.3 5.0	5.5 4.0	14 9.5	16.5 11.0	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW SR to CP	3.3 5.0	-7.5 -5.5	-1.0 -0.5	-0.5 0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW PE to CP	3.3 5.0	5.5 4.0	11.5 7.5	14.0 8.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW PE to CP	3.3 5.0	-7.5 -5.0	-1.0 -0.5	-0.5 0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5	6.0 4.5	7.0 5.0	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-4.5 -3.0	0 0	0 0.5	ns	3–9
t <sub>w</sub>	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0	3.5 2.5			3–6
t <sub>w</sub>	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0	4.0 3.0	4.5 3.5	ns	3–6

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### **DC CHARACTERISTICS**

			74 <i>A</i>	CT	74ACT			
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Unit	Conditions	
			Тур	Guar	anteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V	
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V	
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA	
		4.5 5.5		3.86 4.86	3.76 4.76	V	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ $-24 \text{ mA}$ $I_{OH}$ $-24 \text{ mA}$	
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	V	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{24} \text{ mA}$ $^{1}OL$ $^{24} \text{ mA}$	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	_	±0.1	±1.0	μΑ	$V_I = V_{CC}$ , GND	
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	5.5	0.6	_	1.5	mA	$V_{I} = V_{CC} - 2.1 \text{ V}$	
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max	
I <sub>OHD</sub>	Output Current	5.5	-	-	<b>-</b> 75	mA	V <sub>OHD</sub> = 3.85 V Min	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

 $<sup>^\</sup>star All$  outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

		V <sub>CC</sub> * (V)	7	4ACT16	1	74ACT161			
Symbol	Parameter		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
f <sub>max</sub>	Maximum Count Frequency	5.0	115	125	-	100	-	MHz	3–3
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	8.0	9.5	1.5	10.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP or Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	8.0	10.5	1.5	11.5	ns	3–6
t <sub>PLH</sub>	Propagation Delay CP to TC	5.0	2.0	11.0	11.0	1.5	12.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to TC	5.0	1.5	11.0	12.5	1.5	13.5	ns	3–6
t <sub>PLH</sub>	Propagation Delay CET to TC	5.0	1.5	7.5	8.5	1.5	10.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay CET to TC	5.0	1.5	8.0	9.5	1.5	10.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	5.0	1.5	8.0	10.0	1.5	11.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to TC	5.0	2.5	10.0	13.5	2.0	14.5	ns	3–6

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

#### AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

	Parameter	V <sub>CC</sub> * (V)	7	4ACT16	3	74ACT163			
Symbol			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = - to +8 C <sub>L</sub> = 9		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
f <sub>max</sub>	Maximum Count Frequency	5.0	120	140	-	105	1	MHz	3–3
t <sub>PLH</sub>	Propagation Delay CP to $Q_n$ (PE Input HIGH or LOW)	5.0	1.5	5.5	10.0	1.5	11.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	6.0	11.0	1.5	12.0	ns	3–6
t <sub>PLH</sub>	Propagation Delay CP to TC	5.0	2.5	7.0	11.5	2.0	13.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to TC	5.0	3.0	8.0	13.5	2.0	15.0	ns	3–6
t <sub>PLH</sub>	Propagation Delay CET to TC	5.0	2.0	5.5	9.0	1.5	10.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CET to TC	5.0	2.0	6.0	10.0	2.0	11.0	ns	3–6

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### **AC OPERATING REQUIREMENTS**

			7	4ACT161	74ACT161	Unit	Fig. No.
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
			Тур	Guarantee	d Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW P <sub>n</sub> to CP	5.0	7.0	9.5	11.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW P <sub>n</sub> to CP	5.0	-3.0	0	0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW PE to CP	5.0	6.0	8.5	9.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW PE to CP	5.0	-3.5	- 0.5	- 0.5	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW CEP or CET to CP	5.0	4.0	5.5	6.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-2.0	0	0	ns	3–9
t <sub>w</sub>	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0	3.0	3.5	ns	3–6
t <sub>w</sub>	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.0	3.5	ns	3–6
t <sub>w</sub>	MR Pulse Width, LOW	5.0	3.0	3.0	7.5	ns	3–6
t <sub>rec</sub>	Recovery Time MR to CP	5.0	0	0	0.5	ns	3–9

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### **AC OPERATING REQUIREMENTS**

			7	4ACT163	74ACT163	Unit	Fig. No.
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
			Тур	Guarantee	d Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW P <sub>n</sub> to CP	5.0	4.0	10.0	12.0	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW P <sub>n</sub> to CP	5.0	-5.0	0.5	0.5	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW SR to CP	5.0	4.0	10.0	11.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW SR to CP	5.0	-5.5	-0.5	-0.5	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW PE to CP	5.0	4.0	8.5	10.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW PE to CP	5.0	-5.5	-0.5	0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5	5.5	6.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-3.0	0	0.5	ns	3–9
t <sub>w</sub>	Clock Pulse Width HIGH or LOW	5.0	2.0	3.5	3.5	ns	3–6
t <sub>w</sub>	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.5	3.5	ns	3–6

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.


#### **CAPACITANCE**

Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	45	pF	V <sub>CC</sub> = 5.0 V

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
MC74AC161DG		48 Units / Rail		
MC74AC161DR2G	SOIC-16	2500 / Tape & Reel		
MC74ACT161DG	(Pb-Free)	48 Units / Rail		
MC74ACT161DR2G		2500 / Tape & Reel		
MC74AC163DG		48 Units / Rail		
MC74AC163DR2G	SOIC-16	2500 / Tape & Reel		
MC74ACT163DG	(Pb-Free)	48 Units / Rail		
MC74ACT163DR2G		2500 / Tape & Reel		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MIN MAX		MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	#1	
2.			ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR			8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE		CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.		11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER		CATHODE	12.		12.			
13.	BASE		CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOI DEDING	FOOTPRINT
14.			NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDERING	FOOTFRINT
15.	EMITTER		ANODE	15.	EMITTER, #4	15.	BASE, #1	8	ЗX
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	<b>-</b> 6	.40 ────
								-	-
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 <
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				,
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPUT	)		. 🗀 1	16
3.	DRAIN, #2		CATHODE	3.	COMMON DRAIN (OUTPUT			<b>,</b>	''
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	,			
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	)	16	5X <b>T</b>	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.5		' <u> </u>
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT		0.0		
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH `	,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT	ń			
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT	ń			
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT	)			↓ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT				<u>+-+</u> -
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH			<u> </u>	
	•							□ <sub>8</sub>	9 + - + -
								<b></b> =	,
									DIMENSIONS AND INSERTEDS
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	: 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED COP				
DESCRIPTION:	SOIC-16		PAGE 1 OF 1		

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative