

STG3699A

LOW VOLTAGE 0.5Ω MAX QUAD SPDT SWITCH WITH BREAK-BEFORE-MAKE FEATURE


- HIGH SPEED: t_{PD} = 1.5ns (TYP.) at V_{CC} = 3.0V t_{PD} = 1.5ns (TYP.) at V_{CC} = 2.3V
- ULTRA LOW POWER DISSIPATION: I_{CC} = 0.2μA (MAX.) at T_A = 85°C
- LOW "ON" RESISTANCE V_{IN} =0V: $R_{ON} = 0.5\Omega$ (MAX. $T_A = 25^{\circ}$ C) at $V_{CC} = 2.7V$ $R_{ON} = 0.7\Omega$ (MAX. $T_A = 25^{\circ}$ C) at $V_{CC} = 2.3V$ $R_{ON} = 1.5\Omega$ (MAX. $T_A = 25^{\circ}$ C) at $V_{CC} = 1.8V$
- WIDE OPERATING VOLTAGE RANGE:
 V_{CC} (OPR) = 1.65V to 4.3V SINGLE SUPPLY
- 4.3V TOLERANT AND 1.8V COMPATIBLE THRESHOLD ON DIGITAL CONTROL INPUT at V_{CC} = 2.3 to 3.0V
- LATCH-UP PERFORMANCE EXCEEDS 300mA (JESD 17)

DESCRIPTION

The STG3699A is a high-speed CMOS low voltage quad analog S.P.D.T. (Single Pole\Dual Throw) switch or 2:1 Multiplexer/Demultiplexer Switch fabricated in silicon gate C²MOS technology. It is designed to operate from 1.65V to 4.3V, making this device ideal for portable applications.

It offers very low ON-Resistance (R_{ON} <0.5 Ω) at V_{CC}=3.0V. The nIN inputs are provided to control the switches. The switches nS1 are ON (they are connected to common Ports Dn) when the nIN input is held high and OFF (high impedance state

Table 1: Pin Connection (top through view)



Order Codes

PACKAGE	T & R
QFN16 (2.5x2.5)	STG3699AUTR
QFN16 (3x3)	STG3699AQTR

exists between the two ports) when nIN is held low; the switches nS2 are ON (they are connected to common Ports Dn) when the nIN input is held low and OFF (high impedance state exists between the two ports) when IN is held high. Additional key features are fast switching speed, Break-Before-Make delay time and ultra low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage. It is available in the commercial temperature range (-40 to 125°C)in QFN16 3x3mm, 2.5x2.5mm.




Figure 2: Input Equivalent Circuit




Table 2: Pin Description

PIN ⁽¹⁾ N°	SYMBOL	NAME AND FUNCTION
15, 3, 7, 11, 1, 5, 9, 13	1S1 to 4S1, 1S2 to 4S2	Independent Channels
16, 4, 8, 12	D1 to D4	Common Channels
2, 10	1-2IN, 3-4IN	Controls
14	V _{CC}	Positive Supply Voltage
6	GND	Ground (0V)

Exposed pad must be soldered to a floating plane. Do NOT connect to power or ground. 1.

Table 3: Truth Table

1-2IN	3-4IN	ON Switches
L	-	1S2-D1, 2S2-D2
Н	-	1S1-D1, 2S1-D2
-	L	3S2-D3, 4S2-D4
-	Н	3S1-D3, 4S1-D4

<u>ل</u>حک

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 5.5	V
VI	DC Input Voltage	-0.5 to V _{CC} + 0.5	V
V _{IC}	DC Control Input Voltage	-0.5 to 5.5	V
Vo	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IKC}	DC Input Diode Current on control pin (V _{IN} < 0V)	- 50	mA
Ι _{ΙΚ}	DC Input Diode Current (V _{IN} < 0V)	± 50	mA
I _{ОК}	DC Output Diode Current	± 20	mA
۱ _۵	DC Output Current	± 300	mA
I _{OP}	DC Output Current Peak (pulse at 1ms, 10% duty cycle)	± 500	mA
I_{CC} or I_{GND}	DC V _{CC} or Ground Current	± 100	mA
PD	Power Dissipation at $T_a = 70^{\circ}C(1)$	1120	mW
T _{stg}	Storage Temperature	-65 to 150	°C
ΤL	Lead Temperature (10 sec)	300	°C

Table 4: Absolute Maximum Ratings

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions not implied. (1) Derate above 70°C: by 18.5mW/°C.

Table 5: Recommended Operating Conditions

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage (note 1)	1.65 to 4.3	V	
VI	Input Voltage	0 to V _{CC}	V	
V _{IC}	Control Input Voltage	0 to 4.3	V	
Vo	Output Voltage		0 to V _{CC}	V
T _{op}	Operating Temperature		-55 to 125	°C
dt/du	Input Rise and Fall Time Control Input	0 to 20	20/1	
dt/dv		V _{CC} = 3.0V to 4.3V	0 to 10	ns/V

1) Truth Table guaranteed: 1.2V to 4.3V.

2/14

Table 6: DC Specifications

		Test	Conditions				Value				
Symbol	Parameter	v _{cc}		т		С	-40 to	85°C	-55 to	125°C	Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level	1.65-1.95		$0.65V_{CC}$			$0.65V_{CC}$		$0.65V_{CC}$		
	Input Voltage	2.3-2.5		1.2			1.2		1.2		
		2.7-3.0		1.3			1.3		1.3		v
		3.3		1.4			1.4		1.4		v
		3.6		1.5			1.5		1.5		
		4.3		1.6			1.6		1.6		
V _{IL}	Low Level	1.65-1.95				0.25		0.25		0.25	
	Input Voltage	2.3-2.5				0.25		0.25		0.25	
		2.7-3.0				0.25		0.25		0.25	v
		3.3				0.30		0.30		0.30	v
		3.6				0.30		0.30		0.30	
		4.3				0.40		0.40		0.40	
R _{ON}	Switch ON	4.3			0.35	0.45		0.50			
	Resistance	3.0			0.40	0.50		0.60			
		2.7	$V_S=0V$ to V_{CC}		0.40	0.50		0.60			
		2.3	I _S =100mA		0.45	0.70		0.80			Ω
		1.8			0.55	1.5		2.0			
		1.65			0.65	1.5		2.0			
∆R _{ON}	ON Resistance Match between channels (1)	2.7	V _S @ R _{ON} Max I _S =100mA		0.06						Ω
R _{FLAT}	ON	4.3			0.15	0.20		0.20			
1 27 (1	Resistance	3.0			0.15	0.20		0.20			-
	FLATNESS	2.7	V _S =0V to V _{CC}		0.15	0.20		0.20			Ω
	(2)	2.3	I _S =100mA		0.20	0.25		0.25			
		1.65			0.30	0.35		0.35			
I _{OFF}	OFF State Leakage Current (nSn), (Dn)	4.3	V _S =0.3 or 4V			±20		± 100			nA
I _{IN}	Input Leakage Current	0 - 4.3	V _{IN} = 0 to 4.3V			±0.1		± 1			μA
I _{CC}	Quiescent Supply Current	1.65-4.3	V _{IN} =V _{CC} or GND			±0.05		±0.2		±1	μA
I _{CCLV}	Quiescent Supply Current Low	4.3	V _{1-2IN,} V _{3-4IN} = 1.65V		±37	±50		±100			μA
	Voltage Driving		V _{1-2IN,} V _{3-4IN} = 1.80V		±33	±40		±50			
			V _{1-2IN,} V _{3-4IN} = 2.60V		±12	±20		±30			

Note 1: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$.

Note 2: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

57

STG3699A

		Test Co	ondition				Value				
Symbol	Parameter	V _{cc}		T _A = 25°C			-40 to 85°C		-55 to	125°C	Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t _{PLH} , t _{PHL}	Propagation Delay	1.65-1.95			0.45						
,		2.3-2.7	V _I =OPEN		0.40						20
		3.0-3.3	VI-OF LIN		0.30						ns
		3.6-4.3			0.30						
t _{ON}	TURN-ON time	1.65-1.95	V _S =0.8V		120						
		2.3-2.7			45	55		65			20
		3.0-3.3	-3.3 V _S =1.5V		42	55		65			ns
		3.6-4.3			40	55		65			
t _{OFF}	TURN-OFF time	1.65-1.95	V _S =0.8V		22						
		2.3-2.7			18	30		40			ns
		3.0-3.3	V _S =1.5V		16	30		40			115
		3.6-4.3			15	30		40			
	Break Before Make	1.65-1.95	0 25 p E	10	80						
+_	Time Delay	2.3-2.7	C _L =35pF R _L = 50Ω	10	60						20
t _D		3.0-3.3	V _S =1.5V	10	55						ns
		3.6-4.3	VS-1.5V	10	50						
Q	Charge injection	1.65-1.95	C _L = 100pF		50						
		2.3-2.7	$R_L = 1M\Omega$		40						nC
		3.0-3.3	V _{GEN} = 0V		35						рС
		3.6-4.3	$R_{GEN} = 0\Omega$		35						

Table 7: AC Electrical Characteristics (C_L = 35pF, R_L = 50\Omega, t_r = t_f \le 5ns)

Table 8: Analog Switch Characteristics ($C_L = 5pF$, $R_L = 50\Omega$, $T_A = 25^{\circ}C$)

		Те	st Condition				Value				
Symbol	Parameter	v _{cc}		т	A = 25°	С	-40 to	85℃	-55 to	125°C	Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
OIRR	Off Isolation (1)	1.65-4.3	V _S = 1V _{RMS} f= 100KHz		-64						dB
Xtalk	Crosstalk	1.65-4.3	V _S = 1V _{RMS} f= 100KHz		-54						dB
THD	Total Harmonic Distortion	2.3-4.3	R_L = 600Ω V _{IN} = 2V _{PP} f= 20Hz to 20kHz		0.03						%
BW	-3dB Bandwidth	1.65-4.3	R _L = 50Ω		50						MHz
C _{IN}	Control Pin Input Capacitance				5						
C _{Sn}	Sn Port Capaci- tance	3.3	f= 1MHz		30						pF
CD	D Port Capaci- tance when Switch is Enabled	3.3	f= 1MHz		84						

Note 1: Off Isolation = $20Log_{10}$ (V_D/V_S), V_D = output. V_S = input to off switch

Downloaded from Arrow.com.

Figure 3: ON Resistance




Figure 4: Off Leakage




Figure 5: Off Isolation




Figure 6: Bandwidth




Figure 7: Channel To Channel Crosstalk





Figure 8: Test Circuit



 C_L = 5/35pF or equivalent (includes jig and probe capacitance) R_L = 50 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 9: Break-before-make Time Delay






Figure 10: Switching Time and Charge Injection (V_{GEN}=0V, R_{GEN}=0 Ω , R_L=1M Ω , C_L=100pF)



57

6/14

Table 9: Turn On, Turn Off Delay Time







Package Mechanical Data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.


		mm.			inch	
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
A	0.50	0.55	0.60	0.020	0.022	0.024
A1		0.02	0.05		0.001	0.002
b	0.15	0.20	0.25	0.006	0.008	0.010
D	2.40	2.50	2.60	0.094	0.098	0.102
E	2.40	2.50	2.60	0.094	0.098	0.102
е		0.40			0.016	
L	0.35	0.40	0.45	0.014	0.016	0.018







DIM.		mm.			inch		
DIW.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А	0.80	0.90	1.00	0.032	0.035	0.039	
A1		0.02	0.05		0.001	0.002	
A3		0.20			0.008		
b	0.18	0.25	0.30	0.007	0.010	0.012	
D		3.00			0.118		
D2	1.55	1.70	1.80	0.061	0.067	0.071	
E		3.00			0.118		
E2	1.55	1.70	1.80	0.061	0.067	0.071	
е		0.50			0.020		
К		0.20			0.008		
L	0.30	0.40	0.50	0.012	0.016	0.020	
r	0.09			0.006			



QFN16 (3x3) MECHANICAL DATA

Г

	Tape & Re	el QFNxx/[OFNxx (3x3)	MECHANI	CAL DATA	
DIM		mm.			inch	
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			330			12.992
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
Ν	60			2.362		
Т			18.4			0.724
Ao		3.3			0.130	
Во		3.3			0.130	
Ko		1.1			0.043	
Po		4			0.157	
Р		8			0.315	

٦




Table 10: Revision History

Date	Revision	Description of Changes
24-Nov-2004	1	First Release.
13-Jan-2005	2	I _{CCLV} is changed on Table 6
23-Mar-2005	3	Table 3 has been updated and V_{CC} is changed on Table 4
31-May-2005	4	Add New Package QFN16 (2.5x2.5).
04-Jul-2005	5	The Q Values on Table 7 has been updated.
19-Jul-2005	6	Add New Package QFN16 (2.6x1.8).
03-Aug-2005	7	The V_{CC} and V_{IC} values on Table 4 has been updated.
10-Oct-2005	8	Removed all the information about the QFN16L 2.6X1.8 package
21-Nov-2005	9	Modified the label in Table 1
21-Dec-2005	10	Few Updates, added tape and reel QFN16 (2.5 x 2.5)



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2006 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

<u>ل</u>رک

14/14