ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## KAI-04050

## 2336 (H) x 1752 (V) Interline CCD Image Sensor

## Description

The KAI-04050 Image Sensor is a 4-megapixel CCD in a 1" optical format. Based on the TRUESENSE 5.5 micron Interline Transfer CCD Platform, the sensor features broad dynamic range, excellent imaging performance, and a flexible readout architecture that enables use of 1,2 , or 4 outputs. The sensor supports full resolution readout up to 32 frames per second, while a Region of Interest (ROI) mode enables partial readout of the sensor at even higher frame rates. A vertical overflow drain structure suppresses image blooming and enables electronic shuttering for precise exposure control.

Table 1. GENERAL SPECIFICATIONS

| Parameter | Typical Value |
| :---: | :---: |
| Architecture | Interline CCD, Progressive Scan |
| Total Number of Pixels | 2404 (H) × 1800 (V) |
| Number of Effective Pixels | 2360 (H) $\times 1776$ (V) |
| Number of Active Pixels | 2336 (H) $\times 1752$ (V) |
| Pixel Size | $5.5 \mu \mathrm{~m}(\mathrm{H}) \times 5.5 \mu \mathrm{~m}(\mathrm{~V})$ |
| Active Image Size | $\begin{aligned} & 12.85 \mathrm{~mm}(\mathrm{H}) \times 9.64 \mathrm{~mm}(\mathrm{~V}), \\ & 16.06 \mathrm{~mm} \text { (Diagonal), } \\ & \text { 1" Optical Format } \end{aligned}$ |
| Aspect Ratio | 4:3 |
| Number of Outputs | 1,2, or 4 |
| Charge Capacity | 20,000 electrons |
| Output Sensitivity | $34 \mu \mathrm{~V} / \mathrm{e}^{-}$ |
| Quantum Efficiency <br> Pan (-ABA, -QBA, -PBA) <br> R, G, B (-FBA, -QBA) <br> R, G, B (-CBA, -PBA) | $\begin{aligned} & 44 \% \\ & 31 \%, 37 \%, 38 \% \\ & 29 \%, 37 \%, 39 \% \end{aligned}$ |
| Read Noise ( $\mathrm{f}=40 \mathrm{MHz}$ ) | $12 \mathrm{e}^{-} \mathrm{rms}$ |
| Dark Current Photodiode VCCD | $\begin{aligned} & 7 \mathrm{e}-/ \mathrm{s} \\ & 100 \mathrm{e}^{-} / \mathrm{s} \end{aligned}$ |
| Dark Current Doubling Temp. Photodiode VCCD | $\begin{aligned} & 7^{\circ} \mathrm{C} \\ & 9^{\circ} \mathrm{C} \end{aligned}$ |
| Dynamic Range | 64 dB |
| Charge Transfer Efficiency | 0.999999 |
| Blooming Suppression | > 300 X |
| Smear | -100 dB |
| Image Lag | < 10 electrons |
| Maximum Pixel Clock Speed | 40 MHz |
| Maximum Frame Rate Quad Output Dual Output Single Output | 32 fps <br> 16 fps <br> 8 fps |
| Package | 68 Pin PGA |
| Cover Glass | AR Coated, 2 Sides or Clear Glass |

NOTE: All Parameters are specified at $\mathrm{T}=40^{\circ} \mathrm{C}$ unless otherwise noted. ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


Figure 1. KAI-04050 Interline CCD Image Sensor

## Features

- Bayer Color Pattern, TRUESENSE Sparse Color Filter Pattern, and Monochrome Configurations
- Progressive Scan Readout
- Flexible Readout Architecture
- High Frame Rate
- High Sensitivity
- Low Noise Architecture
- Excellent Smear Performance
- Package Pin Reserved for Device Identification


## Application

- Industrial Imaging
- Medical Imaging
- Security


## ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

The sensor is available with the TRUESENSE Sparse Color Filter Pattern, a technology which provides a 2 x improvement in light sensitivity compared to a standard color Bayer part.

The sensor shares common pin-out and electrical configurations with other devices based on the

TRUESENSE 5.5 micron Interline Transfer CCD Platform, allowing a single camera design to support multiple members of this sensor family.

## ORDERING INFORMATION

Table 2. ORDERING INFORMATION - KAI-04050 IMAGE SENSOR

| Part Number | Description | Marking Code |
| :---: | :---: | :---: |
| KAI-04050-AAA-JP-BA | Monochrome, No Microlens, PGA Package, Taped Clear Cover Glass, No Coatings, Standard Grade |  |
| KAI-04050-AAA-JP-AE | Monochrome, No Microlens, PGA Package, Taped Clear Cover Glass, No Coatings, Engineering Grade | Serial Number |
| KAI-04050-ABA-JD-BA | Monochrome, Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade | KAI-04050-ABA Serial Number |
| KAI-04050-ABA-JD-AE | Monochrome, Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade |  |
| KAI-04050-ABA-JP-BA | Monochrome, Telecentric Microlens, PGA Package, Taped Clear Cover Glass, No Coatings, Standard Grade |  |
| KAI-04050-ABA-JP-AE | Monochrome, Telecentric Microlens, PGA Package, Taped Clear Cover Glass, No Coatings, Engineering Grade |  |
| KAI-04050-FBA-JD-BA | Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade | KAI-04050-FBA Serial Number |
| KAI-04050-FBA-JD-AE | Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade |  |
| KAI-04050-FBA-JB-B2 | Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2 |  |
| KAI-04050-FBA-JB-AE | Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Engineering Grade |  |
| KAI-04050-FBA-JB-B2-T | Gen2 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2, Packed in Trays |  |
| KAI-04050-QBA-JD-BA | Gen2 Color (TRUESENSE Sparse CFA), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade | KAI-04050-QBA Serial Number |
| KAI-04050-QBA-JD-AE | Gen2 Color (TRUESENSE Sparse CFA), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade |  |
| KAI-04050-CBA-JD-BA* | Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade | KAI-04050-CBA <br> Serial Number |
| KAI-04050-CBA-JD-AE* | Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade |  |
| KAI-04050-CBA-JB-B2* | Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2 |  |
| KAI-04050-CBA-JB-AE* | Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Engineering Grade |  |
| KAI-04050-CBA-JB-B2-T* | Gen1 Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), Grade 2, Packed in Trays |  |
| KAI-04050-PBA-JD-BA* | Gen1 Color (TRUESENSE Sparse CFA), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Standard Grade | KAI-04050-PBA Serial Number |
| KAI-04050-PBA-JD-AE* | Gen1 Color (TRUESENSE Sparse CFA), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade |  |

*Not recommended for new designs.
See the ON Semiconductor Device Nomenclature document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.onsemi.com.

## DEVICE DESCRIPTION

## Architecture



Figure 2. Block Diagram

## Dark Reference Pixels

There are 12 dark reference rows at the top and 12 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the 22 dark columns on the left or right side of the image sensor as a dark reference.

Under normal circumstances use only the center 20 columns of the 22 column dark reference due to potential light leakage.

## Dummy Pixels

Within each horizontal shift register there are 11 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level.

In addition, there is one dummy row of pixels at the top and bottom of the image.

## Active Buffer Pixels

12 unshielded pixels adjacent to any leading or trailing dark reference regions are classified as active buffer pixels.

These pixels are light sensitive but are not tested for defects and non-uniformities.

## Image Acquisition

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photosite. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non-linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming.

## ESD Protection

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor. See Power-Up and Power-Down Sequence section.

## Bayer Color Filter Pattern



Figure 3. Bayer Color Filter Pattern

TRUESENSE Sparse Color Filter Pattern


Figure 4. TRUESENSE Sparse Color Filter Pattern

## Physical Description

Pin Description and Device Orientation


Figure 5. Package Pin Designations - Top View

Table 3. PACKAGE PIN DESCRIPTION

| Pin | Name |  |
| :---: | :---: | :--- |
| 1 | V3B | Description |
| 3 | V1B | Vertical CCD Clock, Phase 3, Bottom CCD Clock, Phase 1, Bottom |
| 4 | V4B | Vertical CCD Clock, Phase 4, Bottom |
| 5 | VDDa | Output Amplifier Supply, Quadrant a |
| 6 | V2B | Vertical CCD Clock, Phase 2, Bottom |
| 7 | GND | Ground |
| 8 | VOUTa | Video Output, Quadrant a |
| 9 | Ra | Reset Gate, Quadrant a |
| 10 | RDa | Reset Drain, Quadrant a |
| 11 | H2SLa | Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a |
| 12 | OGa | Output Gate, Quadrant a |
| 13 | H1Ba | Horizontal CCD Clock, Phase 1, Barrier, Quadrant a |
| 14 | H2Ba | Horizontal CCD Clock, Phase 2, Barrier, Quadrant a |
| 15 | H2Sa | Horizontal CCD Clock, Phase 2, Storage, Quadrant a |
| 16 | H1Sa | Horizontal CCD Clock, Phase 1, Storage, Quadrant a |
| 17 | N/C | No Connect |
| 18 | SUB | Substrate |
| 19 | H2Sb | Horizontal CCD Clock, Phase 2, Storage, Quadrant b |
| 20 | H1Sb | Horizontal CCD Clock, Phase 1, Storage, Quadrant b |
| 21 | H1Bb | Horizontal CCD Clock, Phase 1, Barrier, Quadrant b |
| 22 | H2Bb | Horizontal CCD Clock, Phase 2, Barrier, Quadrant b |

Table 3. PACKAGE PIN DESCRIPTION (continued)

| Pin | Name | Description |
| :---: | :---: | :---: |
| 23 | H2SLb | Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b |
| 24 | OGb | Output Gate, Quadrant b |
| 25 | Rb | Reset Gate, Quadrant b |
| 26 | RDb | Reset Drain, Quadrant b |
| 27 | GND | Ground |
| 28 | VOUTb | Video Output, Quadrant b |
| 29 | VDDb | Output Amplifier Supply, Quadrant b |
| 30 | V2B | Vertical CCD Clock, Phase 2, Bottom |
| 31 | V1B | Vertical CCD Clock, Phase 1, Bottom |
| 32 | V4B | Vertical CCD Clock, Phase 4, Bottom |
| 33 | V3B | Vertical CCD Clock, Phase 3, Bottom |
| 34 | ESD | ESD Protection Disable |
| 35 | V3T | Vertical CCD Clock, Phase 3, Top |
| 36 | DevID | Device Identification |
| 37 | V1T | Vertical CCD Clock, Phase 1, Top |
| 38 | V4T | Vertical CCD Clock, Phase 4, Top |
| 39 | VDDd | Output Amplifier Supply, Quadrant d |
| 40 | V2T | Vertical CCD Clock, Phase 2, Top |
| 41 | GND | Ground |
| 42 | VOUTd | Video Output, Quadrant d |
| 43 | Rd | Reset Gate, Quadrant d |
| 44 | RDd | Reset Drain, Quadrant d |
| 45 | H2SLd | Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d |
| 46 | OGd | Output Gate, Quadrant d |
| 47 | H1Bd | Horizontal CCD Clock, Phase 1, Barrier, Quadrant d |
| 48 | H2Bd | Horizontal CCD Clock, Phase 2, Barrier, Quadrant d |
| 49 | H2Sd | Horizontal CCD Clock, Phase 2, Storage, Quadrant d |
| 50 | H1Sd | Horizontal CCD Clock, Phase 1, Storage, Quadrant d |
| 51 | N/C | No Connect |
| 52 | SUB | Substrate |
| 53 | H2Sc | Horizontal CCD Clock, Phase 2, Storage, Quadrant c |
| 54 | H1Sc | Horizontal CCD Clock, Phase 1, Storage, Quadrant c |
| 55 | H1Bc | Horizontal CCD Clock, Phase 1, Barrier, Quadrant c |
| 56 | H2Bc | Horizontal CCD Clock, Phase 2, Barrier, Quadrant c |
| 57 | H2SLc | Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c |
| 58 | OGc | Output Gate, Quadrant c |
| 59 | Rc | Reset Gate, Quadrant c |
| 60 | RDc | Reset Drain, Quadrant c |
| 61 | GND | Ground |
| 62 | VOUTc | Video Output, Quadrant c |
| 63 | VDDc | Output Amplifier Supply, Quadrant c |
| 64 | V2T | Vertical CCD Clock, Phase 2, Top |
| 65 | V1T | Vertical CCD Clock, Phase 1, Top |
| 66 | V4T | Vertical CCD Clock, Phase 4, Top |
| 67 | V3T | Vertical CCD Clock, Phase 3, Top |
| 68 | ESD | EDS Protection Disable |

[^1]2. $N / C$ pins $(17,51)$ should be left floating.

## IMAGING PERFORMANCE

Table 4. TYPICAL OPERATIONAL CONDITIONS
(Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.)

| Description | Condition | Notes |
| :--- | :--- | :---: |
| Light Source | Continuous Red, Green and Blue LED Illumination | 1 |
| Operation | Nominal Operating Voltages and Timing |  |

1. For monochrome sensor, only green LED used.

## Specifications

Table 5. PERFORMANCE SPECIFICATIONS

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol | Min. | Nom. | Max. | Unit | Temperature <br> Slang <br> Plasted at <br> $\left.{ }^{\circ} \mathrm{C}\right)$ |  |

## ALL CONFIGURATIONS

| Dark Field Global Non-Uniformity | DSNU | - | - | 2.0 | mVpp | Die | 27, 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bright Field Global Non-Uniformity (Note 1) |  | - | 2.0 | 5.0 | \% rms | Die | 27, 40 |
| Bright Field Global Peak to Peak Non-Uniformity (Note 1) | PRNU | - | 5.0 | 15.0 | \% pp | Die | 27, 40 |
| Bright Field Center Non-Uniformity (Note 1) |  | - | 1.0 | 2.0 | \% rms | Die | 27, 40 |
| Maximum Photoresponse Nonlinearity | NL | - | 2 | - | \% | Design |  |
| Maximum Gain Difference between Outputs (Note 2) | $\Delta \mathrm{G}$ | - | 10 | - | \% | Design |  |
| Maximum Signal Error due to Nonlinearity Differences (Note 2) | $\Delta \mathrm{NL}$ | - | 1 | - | \% | Design |  |
| Horizontal CCD Charge Capacity | $\mathrm{H}_{\mathrm{Ne}}$ | - | 55 | - | ke ${ }^{-}$ | Design |  |
| Vertical CCD Charge Capacity | $\mathrm{V}_{\mathrm{Ne}}$ | - | 40 | - | $\mathrm{ke}^{-}$ | Design |  |
| Photodiode Charge Capacity (Note 3) | $\mathrm{P}_{\mathrm{Ne}}$ | - | 20 | - | $\mathrm{ke}^{-}$ | Die | 27, 40 |
| Horizontal CCD Charge Transfer Efficiency | HCTE | 0.999995 | 0.999999 | - |  | Die |  |
| Vertical CCD Charge Transfer Efficiency | VCTE | 0.999995 | 0.999999 | - |  | Die |  |
| Photodiode Dark Current | IPD | - | 7 | 70 | e/p/s | Die | 40 |
| Vertical CCD Dark Current | IVD | - | 100 | 300 | e/p/s | Die | 40 |
| Image Lag | Lag | - | - | 10 | $\mathrm{e}^{-}$ | Design |  |
| Anti-Blooming Factor | $\mathrm{X}_{\text {AB }}$ | 300 | - | - |  | Design |  |
| Vertical Smear | Smr | - | -100 | - | dB | Design |  |
| Read Noise (Note 4) | $\mathrm{n}_{\mathrm{e}-\mathrm{T}}$ | - | 12 | - | $\mathrm{e}^{-} \mathrm{rms}$ | Design |  |
| Dynamic Range (Notes 4, 5) | DR | - | 64 | - | dB | Design |  |
| Output Amplifier DC Offset | $\mathrm{V}_{\text {ODC }}$ | - | 9.4 | - | V | Die | 27, 40 |
| Output Amplifier Bandwidth (Note 6) | $\mathrm{f}_{-3 \mathrm{db}}$ | - | 250 | - | MHz | Die |  |
| Output Amplifier Impedance | R | - | 127 | - | $\Omega$ | Die | 27, 40 |
| Output Amplifier Sensitivity | $\Delta \mathrm{V} / \Delta \mathrm{N}$ | - | 34 | - | $\mu \mathrm{V} / \mathrm{e}^{-}$ | Design |  |

KAI-04050-ABA, KAI-04050-QBA, AND KAI-04050-PBA ${ }^{(7)}$ CONFIGURATIONS

| Peak Quantum Efficiency | QE $_{\text {MAX }}$ | - | 46 | - | $\%$ | Design |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Peak Quantum Efficiency Wavelength | $\lambda$ QE | - | 500 | - | nm | Design |  |

Table 5. PERFORMANCE SPECIFICATIONS (continued)

| Description |  |  |  |  | Symbol | Min. | Nom. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | Max. | Unit |
| :---: |
| Sampling |
| Plan | | Temperature |
| :---: |
| Tested at |
| ( ${ }^{\circ} \mathrm{C}$ ) |

KAI-04050-FBA AND KAI-04050-QBA GEN2 COLOR CONFIGURATIONS WITH MAR GLASS

| Peak Quantum Efficiency | QE $_{\text {MAX }}$ |  |  |  | \% | Design |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Blue |  | - | 38 | - |  |  |
| Green |  | - | 37 | - |  |  |
| Red | - | 31 | - |  |  |  |
| Peak Quantum Efficiency Wavelength | $\lambda Q E$ |  |  |  |  |  |
| Blue |  | - | 460 | - | nm | Design |
| Green |  | - | 530 | - |  |  |
| Red |  | - | 605 | - |  |  |

KAI-04050-FBA GEN2 COLOR CONFIGURATION WITH CLEAR GLASS

| Peak Quantum Efficiency | QE $_{\text {MAX }}$ |  |  |  | \% | Design |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Blue |  | - | 35 | - |  |  |
| Green |  | - | 34 | - |  |  |
| Red | - | 29 | - |  |  |  |
| Peak Quantum Efficiency Wavelength | $\lambda Q E$ |  |  |  |  |  |
| Blue |  | - | 460 | - | nm | Design |
| Green |  | - | 530 | - |  |  |
| Red |  | - | 605 | - |  |  |

KAI-04050-CBA AND KAI-04050-PBA GEN1 COLOR CONFIGURATIONS WITH MAR GLASS (Note 7)

| Peak Quantum Efficiency Blue Green Red | QE ${ }_{\text {MAX }}$ | - | $\begin{aligned} & 39 \\ & 37 \\ & 29 \end{aligned}$ | - | \% | Design |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Peak Quantum Efficiency Wavelength Blue Green Red | $\lambda$ QE | - | $\begin{aligned} & 470 \\ & 540 \\ & 620 \end{aligned}$ | - | nm | Design |  |

KAI-04050-CBA GEN1 COLOR CONFIGURATION WITH CLEAR GLASS (Note 7)

| Peak Quantum Efficiency | QE $_{\text {MAX }}$ |  |  |  |  | $\%$ | Design |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Blue |  |  |  |  |  |  |  |
| Green |  | - | 36 | - |  |  |  |
| Red |  | - | 34 | - |  |  |  |
| Peak Quantum Efficiency Wavelength | $\lambda$ QE |  |  |  |  |  |  |
| Blue |  | - | 470 | - | nm | Design |  |
| Green |  | - | 540 | - |  |  |  |
| Red |  | - | 620 | - |  |  |  |

1. Per color.
2. Value is over the range of $10 \%$ to $90 \%$ of linear signal level saturation.
3. The operating value of the substrate voltage, $\mathrm{V}_{\mathrm{AB}}$, will be marked on the shipping container for each device. The value of $\mathrm{V}_{\mathrm{AB}}$ is set such that the photodiode charge capacity is 680 mV .
4. At 40 MHz .
5. Uses 20LOG ( $\left.\mathrm{P}_{\mathrm{Ne}} / \mathrm{n}_{\mathrm{e}-\mathrm{T}}\right)$.
6. Assumes 5 pF load.
7. This color filter set configuration (Gen1) is not recommended for new designs.

## TYPICAL PERFORMANCE CURVES

## Quantum Efficiency

## Monochrome, All Configurations



Figure 6. Monochrome Configurations - Quantum Efficiency

Color (Bayer RGB) with Microlens and MAR Cover Glass (Gen2 and Gen1 CFA)


Figure 7. MAR Glass Color (Bayer) with Microlens Quantum Efficiency

Color (Bayer RGB) with Microlens and Clear Cover Glass (Gen2 and Gen1 CFA)


Figure 8. Clear Glass Color (Bayer) with Microlens Quantum Efficiency

Color (TRUESENSE Sparse CFA) with Microlens (Gen2 and Gen1 CFA)


Figure 9. Color (TRUESENSE Sparse CFA) with Microlens Quantum Efficiency

## KAI-04050

## Angular Quantum Efficiency

For the curves marked "Horizontal", the incident light angle is varied in a plane parallel to the HCCD. For the curves marked "Vertical", the incident light angle is varied in a plane parallel to the VCCD.

## Monochrome with Microlens



Figure 10. Monochrome with Microlens Angular Quantum Efficiency

Dark Current vs. Temperature


Figure 11. Dark Current vs. Temperature

## Power-Estimated


$\longrightarrow$ Single - Dual - Quad

Figure 12. Power

## Frame Rates



Figure 13. Frame Rates

## DEFECT DEFINITIONS

Table 6. OPERATION CONDITIONS FOR DEFECT TESTING AT $40^{\circ} \mathrm{C}$

| Description | Condition | Notes |
| :--- | :---: | :---: |
| Operational Mode | Two Outputs, using VOUTa and VOUTc, Continuous Readout |  |
| HCCD Clock Frequency | 10 MHz |  |
| Pixels per Line | 2,560 | 1 |
| Lines per Frame | 992 | 2 |
| Line Time | $259.8 \mathrm{\mu s}$ |  |
| Frame Time | 256.8 ms |  |
| Photodiode Integration Time (PD_Tint) | Mode A: PD_Tint $=$ Frame Time $=256.8 \mathrm{~ms}$, No Electronic Shutter Used <br> Mode B: PD_Tint $=33 \mathrm{~ms}$, Electronic Shutter Used |  |
| VCCD Integration Time | 233.0 ms | 3 |
| Temperature | $40^{\circ} \mathrm{C}$ |  |
| Light Source | Continuous Red, Green and Blue LED Illumination | 4 |
| Operation | Nominal Operating Voltages and Timing |  |

1. Horizontal overclocking used
2. Vertical overclocking used
3. VCCD Integration Time $=900$ lines $\times$ Line Time, which is the total time a pixel will spend in the VCCD registers.
4. For monochrome sensor, only the green LED is used.

Table 7. DEFECT DEFINITIONS FOR TESTING AT $40^{\circ} \mathrm{C}$

| Description | Definition | Standard Grade | Grade 2 | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Major Dark Field Defective Bright Pixel | PD_Tint = Mode A $\rightarrow$ Defect $\geq 88 \mathrm{mV}$ <br> or <br> PD_Tint $=$ Mode B $\rightarrow$ Defect $\geq 12 \mathrm{mV}$ | 40 | 40 | 1 |
| Major Bright Field Defective Dark Pixel | Defect $\geq 12 \%$ | 40 | 40 | 1 |
| Minor Dark Field Defective Bright Pixel | PD_Tint $=$ Mode A $\rightarrow$ Defect $\geq 44 \mathrm{mV}$ <br> or <br> PD_Tint $=$ Mode B $\rightarrow$ Defect $\geq 6 \mathrm{mV}$ | 400 | 400 |  |
| Cluster Defect | A group of 2 to 10 contiguous major defective <br> pixels, but no more than 2 adjacent defects <br> horizontally. | 8 | $\mathrm{n} / \mathrm{a}$ | 2 |
| Cluster Defect (Grade 2) | A group of 2 to 10 contiguous major defective <br> pixels | $\mathrm{n} / \mathrm{a}$ | 10 | 2 |
| Column Defect | A group of more than 10 contiguous major <br> defective pixels along a single column. | 0 | 0 | 2 |

1. For the color device (KAI-04050-FBA ,KAI-04050-CBA, KAI-04050-QBA, or KAI-04050-PBA), a bright field defective pixel deviates by $12 \%$ with respect to pixels of the same color.
2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

Table 8. OPERATION CONDITIONS FOR DEFECT TESTING AT $27^{\circ} \mathrm{C}$

| Description | Condition | Notes |
| :--- | :---: | :---: |
| Operational Mode | Two Outputs, using VOUTa and VOUTc, Continuous Readout |  |
| HCCD Clock Frequency | 20 MHz |  |
| Pixels per Line | 2,560 | 1 |
| Lines per Frame | 992 | 2 |
| Line Time | 131.5 us |  |
| Frame Time | 130.4 ms |  |
| Photodiode Integration Time (PD_Tint) | Mode A: PD_Tint = Frame Time $=130.4 \mathrm{~ms}$, No Electronic Shutter Used <br> Mode B: PD_Tint $=33 \mathrm{~ms}$, Electronic Shutter Used |  |
| VCCD Integration Time | 118.2 ms | 3 |
| Temperature | $27^{\circ} \mathrm{C}$ |  |
| Light Source | Continuous Red, Green and Blue LED Illumination | 4 |
| Operation | Nominal Operating Voltages and Timing |  |

. Horizontal overclocking used
2. Vertical overclocking used
3. VCCD Integration Time $=900$ lines $\times$ Line Time, which is the total time a pixel will spend in the VCCD registers.
4. For monochrome sensor, only the green LED is used.

Table 9. DEFECT DEFINITIONS FOR TESTING AT $27^{\circ} \mathrm{C}$

| Description | Definition | Standard Grade | Grade 2 | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Major Dark Field Defective Bright Pixel | PD_Tint = Mode A $\rightarrow$ Defect $\geq 14 \mathrm{mV}$ <br> or <br> PD_Tint = Mode B $\rightarrow$ Defect $\geq 4 \mathrm{mV}$ | 40 | 40 | 1 |
| Major Bright Field Defective Dark Pixel | Defect $\geq 12 \%$ | 40 | 40 | 1 |
| Cluster Defect | A group of 2 to 10 contiguous major defective <br> pixels, but no more than 2 adjacent defects <br> horizontally. | 8 | $\mathrm{n} / \mathrm{a}$ | 2 |
| Cluster Defect (Grade 2) | A group of 2 to 10 contiguous major defective <br> pixels | $\mathrm{n} / \mathrm{a}$ | 10 | 2 |
| Column Defect | A group of more than 10 contiguous major <br> defective pixels along a single column. | 0 | 0 | 2 |

1. For the color device (KAI-04050-FBA ,KAI-04050-CBA, KAI-04050-QBA, or KAI-04050-PBA), a bright field defective pixel deviates by $12 \%$ with respect to pixels of the same color.
2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

## Defect Map

The defect map supplied with each sensor is based upon testing at an ambient $\left(27^{\circ} \mathrm{C}\right)$ temperature. Minor point
defects are not included in the defect map. All defective pixels are reference to pixel 1,1 in the defect maps. See Figure 14 for the location of pixel 1,1 .

## TEST DEFINITIONS

## Test Regions of Interest

Image Area ROI: $\quad$ Pixel $(1,1)$ to Pixel $(2360,1776)$
Active Area ROI: $\quad$ Pixel $(13,13)$ to Pixel $(2348,1764)$
Center ROI:

## Overclocking

The test system timing is configured such that the sensor is overclocked in both the vertical and horizontal directions. See Figure 14 for a pictorial representation of the regions of interest.

Only the Active Area ROI pixels are used for performance and defect tests.


Figure 14. Regions of Interest

## Tests

## Dark Field Global Non-Uniformity

This test is performed under dark field conditions. The sensor is partitioned into 192 sub regions of interest, each of which is 146 by 146 pixels in size. (See Figure 15: Test Sub Regions of Interest.) The average signal level of each of the 192 sub regions of interest is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

$$
\begin{aligned}
\text { Signal of ROI[i] } & =(\text { ROI Average in Counts }- \\
& - \text { Horizontal Overclock Average in Counts }) \cdot \\
& \cdot m V \text { per Count }
\end{aligned}
$$

Units : mVpp (millivolts Peak to Peak)
where $\mathrm{i}=1$ to 192 . During this calculation on the 192 sub regions of interest, the maximum and minimum signal levels
are found. The dark field global uniformity is then calculated as the maximum signal found minus the minimum signal level found.

## Global Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at $70 \%$ of saturation (approximately 476 mV ). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV . Global non-uniformity is defined as
Global Non-Uniformity $=100 \cdot\left(\frac{\text { Active Area Standard Deviation }}{\text { Active Area Signal }}\right)$
Units : \% rms
Active Area Signal $=$ Active Area Average - Dark Column Average

## Global Peak to Peak Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at $70 \%$ of saturation (approximately 476 mV ). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV . The sensor is partitioned into 192 sub regions of interest, each of which is 146 by 146 pixels in size.(See Figure 15: Test Sub Regions of Interest.) The average signal level of each of the 192 sub regions of interest (ROI) is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

$$
\begin{aligned}
\text { Signal of ROI[i] } & =(\text { ROI Average in Counts }- \\
& - \text { Horizontal Overclock Average in Counts }) \cdot \\
& \cdot m V \text { per Count }
\end{aligned}
$$

Where $\mathrm{i}=1$ to 192 . During this calculation on the 192 sub regions of interest, the maximum and minimum signal levels are found. The global peak to peak uniformity is then calculated as:

$$
\begin{aligned}
& \text { Global Uniformity }=100 \cdot\left(\frac{\text { Max. Signal }- \text { Min. Signal }}{\text { Active Area Signal }}\right) \\
& \text { Units : \% pp }
\end{aligned}
$$

## Center Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at $70 \%$ of saturation (approximately 476 mV ). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV . Defects are excluded for the calculation of this test. This test is performed on the center 100 by 100 pixels of the sensor. Center uniformity is defined as:

Center ROI Uniformity $=100 \cdot\left(\frac{\text { Center ROI Standard Deviation }}{\text { Center ROI Signal }}\right)$
Units: \% rms
Center ROI Signal $=$ Center ROI Average - Dark Colum Average

## Dark Field Defect Test

This test is performed under dark field conditions. The sensor is partitioned into 192 sub regions of interest, each of which is 146 by 146 pixels in size. In each region of interest, the median value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the defect threshold specified in the "Detect Definitions" section.

## Bright Field Defect Test

This test is performed with the imager illuminated to a level such that the output is at approximately 476 mV . Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV . The average signal level of all active pixels is found. The bright and dark thresholds are set as:

## Dark Defect Threshold = Active Area Signal • Threshold <br> Bright Defect Threshold = Active Area Signal • Threshold

The sensor is then partitioned into 192 sub regions of interest, each of which is 146 by 146 pixels in size. In each region of interest, the average value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the bright threshold specified or if it is less than or equal to the median value of that region of interest minus the dark threshold specified.

Example for major bright field defective pixels:

- Average value of all active pixels is found to be 476 mV
- Dark defect threshold: $476 \mathrm{mV} \cdot 12 \%=57 \mathrm{mV}$
- Bright defect threshold: $476 \mathrm{mV} \cdot 12 \%=57 \mathrm{mV}$
- Region of interest \#1 selected. This region of interest is pixels 13,13 to pixels 158,158
- Median of this region of interest is found to be 470 mV
- Any pixel in this region of interest that is $\geq(470+57 \mathrm{mV}) 527 \mathrm{mV}$ in intensity will be marked defective
- Any pixel in this region of interest that is $\leq(470-57 \mathrm{mV}) 413 \mathrm{mV}$ in intensity will be marked defective
- All remaining 192 sub regions of interest are analyzed for defective pixels in the same manner

Test Sub Regions of Interest


Figure 15. Test Sub Regions of Interest

## OPERATION

## Absolute Maximum Ratings

Absolute maximum rating is defined as a level or condition that should not be exceeded at any time per the
description. If the level or the condition is exceeded, the device will be degraded and may be damaged. Operation at these values will reduce MTTF.

Table 10. ABSOLUTE MAXIMUM RATINGS

| Description | Symbol | Minimum | Maximum | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | TOP $_{\text {OP }}$ | -50 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| Humidity | RH | 5 | 90 | $\%$ |  |
| Output Bias Current | IOUT | - | 60 | mA |  |
| Off-Chip Load | C $_{\mathrm{L}}$ | - | 10 | pF |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Noise performance will degrade at higher temperatures.
2. $\mathrm{T}=25^{\circ} \mathrm{C}$. Excessive humidity will degrade MTTF.
3. Total for all outputs. Maximum current is -15 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity).

Table 11. ABSOLUTE MAXIMUM VOLTAGE RATINGS BETWEEN PINS AND GROUND

| Description | Minimum | Maximum | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| VDD $\alpha$, VOUT $\alpha$ | -0.4 | 17.5 | V | 1 |
| RD $\alpha$ | -0.4 | 15.5 | V | 1 |
| V1B, V1T | ESD -0.4 | ESD +24.0 | V |  |
| V2B, V2T, V3B, V3T, V4B, V4T | ESD -0.4 | ESD +14.0 | V |  |
| H1S $\alpha$, H1B $\alpha$, H2S $\alpha$, H2B $\alpha$, H2SL $\alpha$, R $\alpha$, OG $\alpha$ | ESD -0.4 | ESD +14.0 | V | 1 |
| ESD | -10.0 | 0.0 | V |  |
| SUB | -0.4 | 40.0 | V | 2 |

1. $\alpha$ denotes $\mathrm{a}, \mathrm{b}, \mathrm{c}$ or d .
2. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions

## Power-Up and Power-Down Sequence

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor.


Notes:

1. Activate all other biases when ESD is stable and SUB is above 3 V .
2. Do not pulse the electronic shutter until ESD is stable.
3. VDD cannot be +15 V when SUB is 0 V .
4. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB current to less than 10 mA . SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See the figure below.

Figure 16. Power-Up and Power-Down Sequence

The VCCD clock waveform must not have a negative overshoot more than 0.4 V below the ESD voltage.


Figure 17. VCCD Clock Waveform

Example of external diode protection for SUB, VDD and ESD. $\alpha$ denotes $\mathrm{a}, \mathrm{b}, \mathrm{c}$ or d .


Figure 18. Example of External Diode Protection

## DC Bias Operating Conditions

Table 12. DC BIAS OPERATING CONDITIONS

| Description | Pins | Symbol | Min. | Nom. | Max. | Unit | Max. DC Current | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset Drain | RD $\alpha$ | RD | 11.8 | 12.0 | 12.2 | V | $10 \mu \mathrm{~A}$ | 1 |
| Output Gate | OG $\alpha$ | OG | -2.2 | -2.0 | -1.8 | V | $10 \mu \mathrm{~A}$ | 1 |
| Output Amplifier Supply | VDD $\alpha$ | $V_{\text {DD }}$ | 14.5 | 15.0 | 15.5 | V | 11.0 mA | 1, 2 |
| Ground | GND | GND | 0.0 | 0.0 | 0.0 | V | -1.0 mA |  |
| Substrate | SUB | $\mathrm{V}_{\text {SUB }}$ | 5.0 | $\mathrm{V}_{\text {AB }}$ | $\mathrm{V}_{\mathrm{DD}}$ | V | $50 \mu \mathrm{~A}$ | 3, 8 |
| ESD Protection Disable | ESD | ESD | -9.5 | -9.0 | Vx_L | V | $50 \mu \mathrm{~A}$ | 6, 7, 9 |
| Output Bias Current | VOUT $\alpha$ | IOUT | -3.0 | -7.0 | -10.0 | mA | - | 1,4,5 |

1. $\alpha$ denotes $a, b, c$ or $d$.
2. The maximum $D C$ current is for one output. $I_{D D}=I_{O U T}+I_{S S}$. See Figure 19.
3. The operating value of the substrate voltage, $\mathrm{V}_{\mathrm{AB}}$, will be marked on the shipping container for each device. The value of $\mathrm{V}_{\mathrm{AB}}$ is set such that the photodiode charge capacity is the nominal $\mathrm{P}_{\mathrm{Ne}}$ (see Specifications).
4. An output load sink must be applied to each VOUT pin to activate each output amplifier.
5. Nominal value required for 40 MHz operation per output. May be reduced for slower data rates and lower noise.
6. Adherence to the power-up and power-down sequence is critical. See Power-Up and Power-Down Sequence section.
7. ESD maximum value must be less than or equal to $\mathrm{V} 1 \_\mathrm{L}+0.4 \mathrm{~V}$ and $\mathrm{V} 2 \_\mathrm{L}+0.4 \mathrm{~V}$.
8. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.
9. Where Vx_L is the level set for V1_L, V2_L, V3_L, or V4_L in the application.


Figure 19. Output Amplifier

## AC Operating Conditions

Table 13. CLOCK LEVELS

| Description | Pins ${ }^{1}$ | Symbol | Level | Min. | Nom. | Max. | Units | Capacitance ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vertical CCD Clock, Phase 1 | V1B, V1T | V1_L | Low | -8.2 | -8.0 | -7.8 | V | 21 nF (Note 6) |
|  |  | V1_M | Mid | -0.2 | 0.0 | 0.2 |  |  |
|  |  | V1_H | High | 11.5 | 12.0 | 12.5 |  |  |
| Vertical CCD Clock, Phase 2 | V2B, V2T | V2_L | Low | -8.2 | -8.0 | -7.8 | V | $21 \mathrm{nF}{ }^{(6)}$ |
|  |  | V2_H | High | -0.2 | 0.0 | 0.2 |  |  |
| Vertical CCD Clock, Phase 3 | V3B, V3T | V3_L | Low | -8.2 | -8.0 | -7.8 | V | $21 \mathrm{nF}{ }^{(6)}$ |
|  |  | V3_H | High | -0.2 | 0.0 | 0.2 |  |  |
| Vertical CCD Clock, Phase 4 | V4B, V4T | V4_L | Low | -8.2 | -8.0 | -7.8 | V | $21 \mathrm{nF}{ }^{(6)}$ |
|  |  | V4_H | High | -0.2 | 0.0 | 0.2 |  |  |
| Horizontal CCD Clock, Phase 1 Storage | H1S $\alpha$ | H1S_L | Low | -5.2 ${ }^{(7)}$ | -4.0 | -3.8 | V | $200 \mathrm{pF}{ }^{(6)}$ |
|  |  | H1S_A | Amplitude | 3.8 | 4.0 | $5.2{ }^{(7)}$ |  |  |
| Horizontal CCD Clock, Phase 1 Barrier | H1B $\alpha$ | H1B_L | Low | $-5.2{ }^{(7)}$ | -4.0 | -3.8 | V | $130 \mathrm{pF}{ }^{(6)}$ |
|  |  | H1B_A | Amplitude | 3.8 | 4.0 | $5.2{ }^{(7)}$ |  |  |
| Horizontal CCD Clock, Phase 2 Storage | H2S $\alpha$ | H2S_L | Low | -5.2 ${ }^{(7)}$ | -4.0 | -3.8 | V | $200 \mathrm{pF}{ }^{(6)}$ |
|  |  | H2S_A | Amplitude | 3.8 | 4.0 | $5.2{ }^{(7)}$ |  |  |
| Horizontal CCD Clock, Phase 2 Barrier | H2B $\alpha$ | H2B_L | Low | -5.2 ${ }^{(7)}$ | -4.0 | -3.8 | V | $130 \mathrm{pF}{ }^{(6)}$ |
|  |  | H2B_A | Amplitude | 3.8 | 4.0 | $5.2{ }^{(7)}$ |  |  |
| Horizontal CCD Clock, Last Phase (Note 3) | H2SL $\alpha$ | H2SL_L | Low | -5.2 | -5.0 | -4.8 | V | $20 \mathrm{pF}(6)$ |
|  |  | H2SL_A | Amplitude | 4.8 | 5.0 | 5.2 |  |  |
| Reset Gate | R1 $\alpha$ | R_L ${ }^{(4)}$ | Low | -3.5 | -2.0 | -1.5 | V | $16 \mathrm{pF}{ }^{(6)}$ |
|  |  | R_A | Amplitude | 2.5 | 3.0 | 4.0 |  |  |
| Electronic Shutter (Note 5) | SUB | VES | High | 29.0 | 30.0 | 40.0 | V | $1400 \mathrm{pF}{ }^{(6)}$ |

1. $\alpha$ denotes $a, b, c$ or $d$.
2. Capacitance is total for all like named pins.
3. Use separate clock driver for improved speed performance.
4. Reset low should be set to -3 V for signal levels greater than 40,000 electrons.
5. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.
6. Capacitance values are estimated.
7. If the minimum horizontal clock low level is used ( -5.2 V ), then the maximum horizontal clock amplitude should be used ( 5.2 V amplitude) to create a -5.2 V to 0.0 V clock. If a 5 volt clock driver is used, the horizontal low level should be set to -5.0 V and the high level should be a set to 0.0 V .

The figure below shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.


Figure 20. DC Bias and AC Clock Applied to the SUB Pin

## Device Identification

The device identification pin (DevID) may be used to determine which Truesense Imaging 5.5 micron pixel interline CCD sensor is being used.

Table 14. DEVICE IDENTIFICATION

| Description | Pins | Symbol | Min. | Nom. | Max. | Unit | Max. DC <br> Current | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device Identification | DevID | DevID | 20,000 | 25,000 | 30,000 | $\Omega$ | $50 \mu \mathrm{~A}$ | $1,2,3$ |

1. Nominal value subject to verification and/or change during release of preliminary specifications.
2. If the Device Identification is not used, it may be left disconnected.
3. Values specified are for $40^{\circ} \mathrm{C}$.

## Recommended Circuit

Note that V1 must be a different value than V2.


Figure 21. Device Identification Recommended Circuit

## TIMING

## Requirements and Characteristics

Table 15. REQUIREMENTS AND CHARACTERISTICS

| Description | Symbol | Min. | Nom. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Photodiode Transfer | tpD | 1.0 | - | - | $\mu \mathrm{s}$ |  |
| VCCD Leading Pedestal | $\mathrm{t}_{3} \mathrm{P}$ | 4.0 | - | - | $\mu \mathrm{s}$ |  |
| VCCD Trailing Pedestal | $\mathrm{t}_{3 \mathrm{D}}$ | 4.0 | - | - | $\mu \mathrm{s}$ |  |
| VCCD Transfer Delay | $t_{D}$ | 1.0 | - | - | $\mu \mathrm{s}$ |  |
| VCCD Transfer | tv | 1.6 | - | - | $\mu \mathrm{s}$ |  |
| VCCD Clock Cross-Over | $\mathrm{V}_{\mathrm{VCR}}$ | 75 | - | 100 | \% |  |
| VCCD Rise, Fall Times | $\mathrm{t}_{\mathrm{VR}}, \mathrm{t}_{\mathrm{VF}}$ | 5 | - | 10 | \% | 1, 2 |
| HCCD Delay | $\mathrm{t}_{\mathrm{HS}}$ | 0.2 | - | - | $\mu \mathrm{s}$ |  |
| HCCD Transfer | $\mathrm{t}_{\mathrm{e}}$ | 25.0 | - | - | ns |  |
| Shutter Transfer | ${ }_{\text {t }}$ U ${ }^{\text {d }}$ | 1.0 | - | - | $\mu \mathrm{s}$ |  |
| Shutter Delay | $\mathrm{t}_{\mathrm{HD}}$ | 1.0 | - | - | $\mu \mathrm{s}$ |  |
| Reset Pulse | $\mathrm{t}_{\mathrm{R}}$ | 2.5 | - | - | ns |  |
| Reset - Video Delay | $\mathrm{t}_{\mathrm{RV}}$ | - | 2.2 | - | ns |  |
| H2SL - Video Delay | $t_{\text {HV }}$ | - | 3.1 | - | ns |  |
| Line Time | t Line | 32.9 | - | - | $\mu \mathrm{s}$ | Dual HCCD Readout |
|  |  | 63.0 | - | - |  | Single HCCD Readout |
| Frame Time | $\mathrm{t}_{\text {frame }}$ | 29.7 | - | - | ms | Quad HCCD Readout |
|  |  | 59.3 | - | - |  | Dual HCCD Readout |
|  |  | 113.4 | - | - |  | Single HCCD Readout |

1. Refer to Figure 26: VCCD Clock Edge Alignment.
2. Relative to the pulse width.

## Timing Diagrams

The timing sequence for the clocked device pins may be represented as one of seven patterns ( $\mathrm{P} 1-\mathrm{P} 7$ ) as shown in the
table below. The patterns are defined in Figure 22 and Figure 23. Contact ON Semiconductor Application Engineering for other readout modes.

Table 16. TIMING DIAGRAMS

| Device Pin | Quad Readout | Dual Readout VOUTa, VOUTb | Dual Readout VOUTa, VOUTc | Single Readout VOUTa |
| :---: | :---: | :---: | :---: | :---: |
| V1T | P1T | P1B | P1T | P1B |
| V2T | P2T | P4B | P2T | P4B |
| V3T | P3T | P3B | P3T | P3B |
| V4T | P4T | P2B | P4T | P2B |
| V1B | P1B |  |  |  |
| V2B | P2B |  |  |  |
| V3B | P3B |  |  |  |
| V4B | P4B |  |  |  |
| H1Sa | P5 |  |  |  |
| H1Ba |  |  |  |  |
| H2Sa (Note 2) | P6 |  |  |  |
| H2Ba |  |  |  |  |
| Ra | P7 |  |  |  |
| H1Sb | P5 |  | P5 |  |
| H1Bb |  |  | P6 |  |
| H2Sb (Note 2) | P6 |  | P6 |  |
| H2Bb |  |  | P5 |  |
| Rb | P7 |  | P7 (Note 1) or Off (Note 3) | P7 (Note 1) or Off (Note 3) |
| H1Sc | P5 | P5 (Note 1) or Off (Note 3) | P5 | P5 (Note 1) or Off (Note 3) |
| H1Bc |  |  |  |  |
| H2Sc (Note 2) | P6 | P6 (Note 1) or Off (Note 3) | P6 | P6 (Note 1) or Off (Note 3) |
| H2Bc |  |  |  |  |
| Rc | P7 | P7 (Note 1) or Off (Note 3) | P7 | P7 (Note 1) or Off (Note 3) |
| H1Sd | P5 | P5 (Note 1) or Off (Note 3) | P5 | P5 (Note 1) or Off (Note 3) |
| H1Bd |  |  | P6 |  |
| H2Sd (Note 2) | P6 | P6 (Note 1) or Off (Note 3) | P6 | P6 (Note 1) or Off (Note 3) |
| H2Bd |  |  | P5 |  |
| Rd | P7 | P7 (Note 1) or Off (Note 3) | P7 (Note 1) or Off (Note 3) | P7 (Note 1) or Off (Note 3) |


| \#Lines/Frame <br> (Minimum) | 900 | 1800 | 900 | 1800 |
| :---: | :---: | :---: | :---: | :---: |
| \#Pixels/Line <br> (Minimum) | 1213 | 2426 |  |  |

1. For optimal performance of the sensor. May be clocked at a lower frequency. If clocked at a lower frequency, the frequency selected should be a multiple of the frequency used on the $a$ and $b$ register.
2. H2SLx follows the same pattern as H2Sx. For optimal speed performance, use a separate clock driver.
3. Off $=+5 \mathrm{~V}$. Note that there may be operating conditions (high temperature and/or very bright light sources) that will cause blooming from the unused $\mathrm{c} / \mathrm{d}$ register into the image area.

## Photodiode Transfer Timing

A row of charge is transferred to the HCCD on the falling edge of V1 as indicated in the P1 pattern below. Using this timing sequence, the leading dummy row or line is combined with the first dark row in the HCCD. The "Last Line" is dependent on readout mode - either 632 or 1264 minimum counts required. It is important to note that, in
general, the rising edge of a vertical clock (patterns P1-P4) should be coincident or slightly leading a falling edge at the same time interval. This is particularly true at the point where P1 returns from the high ( $3^{\text {rd }}$ level) state to the mid-state when P 4 transitions from the low state to the high state.


Figure 22. Photodiode Transfer Timing

## Line and Pixel Timing

Each row of charge is transferred to the output, as illustrated below, on the falling edge of H2SL (indicated as

P6 pattern). The number of pixels in a row is dependent on readout mode - either 1213 or 2426 minimum counts required.


Figure 23. Line and Pixel Timing


Figure 24. Pixel Timing Detail

Frame/Electronic Shutter Timing
The SUB pin may be optionally clocked to provide electronic shuttering capability as shown below. The
resulting photodiode integration time is defined from the falling edge of SUB to the falling edge of V1 (P1 pattern).


Figure 25. Electronic Shutter Timing

## VCCD Clock Edge Alignment



Figure 26. VCCD Clock Edge Alignment

Line and Pixel Timing - Vertical Binning by 2


Figure 27. Line and Pixel Timing - Vertical Binning by 2

## STORAGE AND HANDLING

Table 17. STORAGE CONDITIONS

| Description | Symbol | Minimum | Maximum | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Storage Temperature (Note 1) | $\mathrm{T}_{\text {ST }}$ | -55 | 80 | ${ }^{\circ} \mathrm{C}$ |
| Humidity (Note 2) | RH | 5 | 90 | $\%$ |

1. Long-term exposure toward the maximum temperature will accelerate color filter degradation.
2. $\mathrm{T}=25^{\circ} \mathrm{C}$. Excessive humidity will degrade MTTF.

For information on ESD and cover glass care and cleanliness, please download the Image Sensor Handling and Best Practices Application Note (AN52561/D) from www.onsemi.com.

For information on environmental exposure, please download the Using Interline CCD Image Sensors in High Intensity Lighting Conditions Application Note (AND9183/D) from www.onsemi.com.

For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com.

For quality and reliability information, please download the Quality \& Reliability Handbook (HBD851/D) from www.onsemi.com.

For information on device numbering and ordering codes, please download the Device Nomenclature technical note (TND310/D) from www.onsemi.com.

For information on Standard terms and Conditions of Sale, please download Terms and Conditions from www.onsemi.com.

## MECHANICAL INFORMATION

## Completed Assembly



Notes:

Figure 28. Completed Assembly

## MAR Cover Glass



Notes:

1. Dust/Scratch count - 12 microns maximum
2. Units: mm.

Figure 29. MAR Cover Glass

## Clear Cover Glass



Notes:

1. Dust/Scratch count - 12 microns maximum
2. Units: mm .

Figure 30. Clear Cover Glass

## Cover Glass Transmission



Figure 31. Cover Glass Transmission

## SHIPPING CONFIGURATION

## Cover Glass Protective Tape

Cover glass protective tape, as shown in Figure 32, is utilized to help ensure the cleanliness of the cover glass during transportation and camera manufacturing. This protective tape is not intended to be optically correct, and
should be removed prior to any image testing. The protective tape should be removed in an ionized air stream to prevent static build-up and the attraction of particles. The following part numbers will have the protective tape applied:

## Table 18.

| Part Number | Description |
| :---: | :--- |
| KAI-04050-CBA-JB-B2 | Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), <br> Grade 2 |
| KAI-04050-CBA-JB-AE | Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), <br> Engineering Grade |
| KAI-04050-CBA-JB-B2-T | Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), <br> Grade 2, Packed in Trays |

## Table 19.

| Criteria | Description |
| :---: | :--- |
| Placement | Per the drawing. The lid tape shall not overhang the edge of the package or mounting holes. The lid tape <br> always overhangs the top of the glass (chamfers not included). |
| Tab Location | The tape tab is located near pin 68. |
| Scratches | The tape application equipment will make slight scratches on the lid tape. This is allowed. |



Figure 32. Cover Glass Protective Tape

## Tray Packing

The following part numbers are packed in bricks of 6 trays, each tray containing 32 image sensors, for a total of

192 image sensors per brick. The minimum order and multiple quantities for this configuration are 192 image sensors.

Table 20.

| Part Number | Description |
| :---: | :--- |
| KAI-04050-CBA-JB-B2-T | Color (Bayer RGB), Telecentric Microlens, PGA Package, Sealed Clear Cover Glass (No Coatings), <br> Grade 2, Packed in Trays |

## Tray Configuration

Pin-Up View


Figure 33. Tray Pin-Up View

Pin-Down View


Figure 34. Tray Pin-Down View

## Brick Configuration

Bricks consist of 6 full trays and 1 empty tray. Each tray contains 32 image sensors. There are a total of 192 image
sensors in the brick. The ID label is applied to the top of the brick. Tray 1 is at the bottom of the brick and the empty tray is at the top of the brick.


Figure 35. Brick

The Brick ID is Encoded in the Bar Code.


Figure 36. Brick ID Label

Brick in Vacuum Sealed Bag


Figure 37. Sealed Brick

## Shipping Container

Brick Loaded in Shipping Container


Figure 38. Brick Loaded in Shipping Container

## Open Shipping Container with Parts List

The parts list (see Figure 42) details information for each sensor in the brick. The parts list includes the serial number, tray and location, and VAB value for each sensor.


Figure 39. Open Shipping Container with Parts List

## Sealed Shipping Container

The Brick Label (see Figure 41) is applied to both ends of the shipping container.


Figure 40. Sealed Shipping Container

## Brick Label



Figure 41. Brick Label

## Parts List

The parts list details information for each sensor in the brick. The parts list includes the serial number, tray and location, and VAB value for each sensor. Additionally, the VAB value and serial number are encoded in the bar code.

||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||





Figure 42. Parts List

## REFERENCES

For information on ESD and cover glass care and cleanliness, please download the Image Sensor Handling and Best Practices Application Note (AN52561/D) from www.onsemi.com.

For information on environmental exposure, please download the Using Interline CCD Image Sensors in High Intensity Lighting Conditions Application Note (AND9183/D) from www.onsemi.com.

For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com.

For quality and reliability information, please download the Quality \& Reliability Handbook (HBD851/D) from www.onsemi.com.

For information on device numbering and ordering codes, please download the Device Nomenclature technical note (TND310/D) from www.onsemi.com.

For information on Standard terms and Conditions of Sale, please download Terms and Conditions from www.onsemi.com.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

[^1]:    1. Liked named pins are internally connected and should have a common drive signal.
