


Low voltage 16-bit constant current LED sink driver

Datasheet - production data



Features

- 16 constant current output channels
- Adjustable output current through external resistor
- Output current: 3-40 mA
- Serial data in/parallel data ouT
- 3.3 V or 5 V supply voltage
- Max clock frequency 30 MHz
- Schmitt-trigger input
- ESD protection 2 kV HBM
- Thermal shutdown

Description

The STP16CPP05 is a monolithic, low voltage. low current power 16-bit shift register designed for LED panel displays. The STP16CPP05 contains a 16-bit serial-in, parallel-out shift register that feeds a 16-bit, D-type storage register. In the output stage, sixteen regulated current sources provide from 3 mA to 40 mA constant current to drive the LEDs. The output current setup time is 40 ns (typ.), thus improving the system performance. The LEDs' brightness can be controlled by using an external resistor to adjust the STP16CPP05 output current. The STP16CPP05 guarantees a 20 V output driving capability, allowing users to connect more LEDs in series. The high clock frequency, 30 MHz, makes the device suitable for high data rate transmission. The 3.3 V voltage supply is useful in applications that interface with a 3.3 V micro controller.

Table 1: Device summary

	-	
Order code	Package	Packing
STP16CPP05MTR	SO-24	1000 parts per reel
STP16CPP05TTR	TSSOP24	2500 parts per reel
STP16CPP05XTTR	TSSOP24 exposed pad	2500 parts per reel
STP16CPP05PTR	QSOP-24	2500 parts per reel

April 2016

DocID15379 Rev 4

This is information on a product in full production.

Contents

Con	tents		
1	Summar	y description	
	1.1	Pin connection and description	3
2	Electrica	al ratings	5
	2.1	Absolute maximum ratings	5
	2.2	Thermal data	5
	2.3	Recommended operating conditions	6
3	Electrica	al characteristics	7
4	Equivale	ent circuit and outputs	9
5	Timing c	liagrams	
6	Typical of	characteristics	
7	Tast circ	uits	
8	Package	information	21
	8.1	QSOP-24 package information	22
	8.2	TSSOP24 package information	23
	8.3	SO-24 package information	24
	8.4	TSSOP24 exposed pad package information	26
	8.5	TSSOP24, TSSOP24 exposed pad and SO-24	
		packing information	28
9	Revisior	history	



1 **Summary description**

Table 2. Typical current accuracy							
Output voltage	Current accuracy		Output current	VDD	Tomporatura		
	Between bits	Between ICs	Output current	V DD	Temperature		
≥ 1.3 V	± 1.5%	± 5%	≥ 5 to 40 mA	3.3 V to 5 V	25 °C		

Table 2: Typical current accuracy

1.1 Pin connection and description

			1
	\square		
GND	[] 1	24 🛛 V _{DD}	
SDI	[2	23 🛛 R-EXT	
CLK	[] 3	22 SDO	
LE	[₄	21 0E	
OUTO	[5	20 OUT15	
OUT1	6	19 OUT14	
OUT2	[7	18 OUT13	
OUT3	8	17 OUT12	
OUT4	e]	16 OUT11	
0UT5	[10	15 OUT10	
OUT6	[11	14] OUT9	
OUT7	[12	13 OUT8	
		 CS15120	
			GIPD140320161440MT

Figure 1: Pin connection



The exposed pad should be electrically connected to a metal land electrically isolated or connected to ground.

0		
10		
	~	
-		

Table 3: Pin description

Pin n°	Symbol	Name and function	
1	GND	Ground terminal	
2	SDI	Serial data input terminal	
3	CLK	Clock input terminal	
4	LE	Latch input terminal	
5-20	OUT 0-15	Output terminal	



Summary description

STP16CPP05

Pin n°	Symbol	Name and function
21	OE	Input terminal of output enable (active low)
22	SDO	Serial data out terminal
23	R-EXT	Input terminal for an external resistor for constant current programming
24	Vdd	Supply voltage terminal



2 Electrical ratings

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

		U	
Symbol	Parameter	Value	Unit
V _{DD}	Supply voltage	0 to 7	V
Vo	Output voltage	-0.5 to 20	V
lo	Output current	50	mA
VI	Input voltage	-0.4 to V _{DD} + 0.4	V
Ignd	GND terminal current	800	mA
f _{CLK}	Clock frequency	50	MHz

2.2 Thermal data

Table	5:	Thermal	data
-------	----	---------	------

Symbol	Parameter	Value	Unit	
TOPR	Operating temperature range		-40 to +125	°C
Tstg	Storage temperature range		-55 to +150	°C
	Thermal resistance junction-ambient	SO-24	60	°C/W
		TSSOP24	85	°C/W
RthJA		TSSOP24 ⁽¹⁾	37.5	°C/W
		exposed pad	57.5	C/VV
		QSOP-24	72	°C/W

Notes:

⁽¹⁾ The exposed pad should be soldered directly to the PCB to realize the thermal benefits.



2.3 Recommended operating conditions

Table 6: Recommended operating conditions at 25 °C

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage		3.0		5.5	V
Vo	Output voltage				20	V
lo	Output current	OUTn	3		40	mA
Іон	Output current	SERIAL-OUT			+1	mA
lol	Output current	SERIAL-OUT			-1	mA
VIH	Input voltage		$0.7 V_{DD}$		V _{DD} + 0.3	V
VIL	Input voltage		-0.3		0.3 V _{DD}	V
t _{wLAT}	LE/DM1 pulse width		20			ns
t _{wCLK}	CLK pulse width		16			ns
t_{wEN}	OE pulse width	V _{DD} = 3.3 V to 5.0 V	70			ns
tsetup(d)	Setup time for DATA		5			ns
t _{HOLD(D)}	Hold time for DATA		5			ns
tsetup(L)	Setup time for LATCH		15			ns
fськ	Clock frequency	Cascade operation ⁽¹⁾			30	MHz

Notes:

 $^{(1)}$ If the device is connected in cascade, it may not be possible achieve the maximum data transfer. Please consider the timings carefully.



3 Electrical characteristics

 V_{DD} = 3.3 V to 5 V, T_{A} = 25 °C, unless otherwise specified.

Table 7: Electric	cal characteristics
-------------------	---------------------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIH	Input voltage high level		0.7 V _{DD}		V _{DD}	V
VIL	Input voltage low level		GND		0.3 V _{DD}	V
I _{OH}	Output leakage current	V _{OH} = 20 V		0.15	1	μA
Vol	Output voltage (serial-OUT)	I _{OL} = 1 mA			0.4	V
Vон	Output voltage (serial-OUT)	I _{ОН} = -1 mA	V _{DD} -0.4V			V
I _{OL1}		$V_O = 0.3 \text{ V}, \text{ R}_{ext} = 4 \text{ k}\Omega$	4.75	5	5.25	
IOL2	Output current	V_{O} = 0.3 V, R_{ext} = 980 Ω	19	20	21	mA
I _{OL3}		V_{O} = 1.3 V, R_{ext} = 490 Ω	38	40	42	
ΔI_{OL1}		$\label{eq:Vo} \begin{array}{l} V_O=0.3 \ V, \ I_O=5 \ mA, \\ R_{ext}=4 \ k\Omega \end{array}$		± 1.2	± 5	
ΔI_{OL2}	Output current error between bit (all output ON)	$\label{eq:Vo} \begin{array}{l} V_O = 0.3 \; V, \; I_O = 20 \; m\text{A}, \\ R_{ext} = 980 \; \Omega \end{array}$		± 0.5	± 3	%
Δl _{OL3}		$\label{eq:Vo} \begin{array}{l} V_O = 1.3 \text{ V}, \text{ I}_O = 40 \text{ mA}, \\ R_{ext} = 490 \ \Omega \end{array}$		± 1.0	± 3	
R _{SIN(up)}	Pull-up resistor		150	300	600	kΩ
RSIN(down)	Pull-down resistor		100	200	400	kΩ
IDD(OFF1)	Supply surrent (OEE)	R _{ext} = 980 OUT 0 to 15 = OFF		5.4	7.5	
I _{DD(OFF2)}	Supply current (OFF)	R _{ext} = 490 OUT 0 to 15 = OFF		8.0	9.5	
IDD(ON1)	Supply current (ON)	R _{ext} = 980, OUT 0 to 15 = ON		5.5	7.5	- mA
Idd(on2)		R _{ext} = 490, OUT 0 to 15 = ON		8.1	9.5	
Thermal	Thermal protection			170		°C



Electrical characteristics

Unit

ns

13

26

12

4

3

-

-

-

-

-

-

-

17

35

16

6

5

5000

5000

					<u> </u>				
	V_{DD} = 5 V, T_A = 25 °C, unless otherwise specified.								
	Table 8: Switching characteristics								
Symbol	Parameter	Test conditi	ions	Min.	Тур.	Max.			
	Propagation delay time,		V _{DD} = 3.3 V	-	44	58			
t _{PLH1}	CLK- OUTn , LE = H,								
	OE = L		$V_{DD} = 5 V$	-	24	32			
	Propagation delay time,		$V_{DD} = 3.3 V$	-	43	56			
t _{PLH2}	LE-OUTn, OE = L		$V_{DD} = 5 V$	-	24	32			
	Propagation delay time,		$V_{DD} = 3.3 V$	-	63	82			
tрLH3	OE - OUTn , LE = H		$V_{DD} = 5 V$	-	37	48			
t	Propagation delay time,		$V_{DD} = 3.3 V$	-	17	22			
t _{PLH}	CLK-SDO		$V_{DD} = 5 V$	-	11	14			
	Propagation delay time,	VIH = VDD	$V_{DD} = 3.3 V$	-	22	28			
t _{PHL1}	CLK- OUTn , LE = H,	$V_{IL} = GND$ $C_L = 10 \text{ pF}$			10	04			
	OE = L	$I_{O} = 20 \text{ mA}$ $V_{L} = 3.0 \text{ V}$ $R_{ext} = 1 \text{ K}\Omega$ $R_{L} = 60 \Omega$	$V_{DD} = 5 V$	-	16	21			
	Propagation delay time,		$V_{DD} = 3.3 V$	-	19	25			
TPHL2	t _{PHL2} LE-OUTn , OE = L		$V_{DD} = 5 V$	-	15	20			
	Propagation delay time,		$V_{DD} = 3.3 V$	-	16	21			
t _{PHL3}	OE - OUTn , LE = H		$V_{DD} = 5 V$	-	13	17			
t	Propagation delay time,		$V_{DD} = 3.3 V$	-	21	27			
t _{PHL}									

 $V_{DD} = 5 V$

 $V_{DD} = 5 V$

 $V_{DD} = 5 V$

 $V_{DD} = 3.3 V$

 $V_{DD} = 3.3 V$

Notes:

ton

toff

tr

tſ

CLK-SDO

Output rise time 10~90%

Output fall time 90~10%

of voltage waveform

of voltage waveform


CLK rise time (1)

CLK fall time (1)


⁽¹⁾ In order to achieve high cascade data transfer, please consider tr/tf timings carefully.




4 Equivalent circuit and outputs









DocID15379 Rev 4 9/31









5 Timing diagrams

CLOCK	LE	OE	SERIAL-IN	OUT0 OUT7 OUT15	SDO
_ -	Н	L	Dn	Dn Dn - 7 Dn -15	Dn - 15
_ -	L	L	Dn + 1	No change	Dn - 14
_ -	Н	L	Dn + 2	Dn + 2 Dn - 5 Dn -13	Dn - 13
- _	Х	L	Dn + 3	Dn + 2 Dn - 5 Dn -13	Dn - 13
-	Х	Н	Dn + 3	OFF	Dn - 13

alla O. Taurila (alla



OUTn = ON when Dn = H OUTn = OFF when Dn = L.




Figure 7: Timing diagram

The latches circuit holds data when the LE terminal is Low.

1 When LE terminal is at high level, latch circuit does not hold the data it passes from the input to the output.


2 When \overline{OE} terminal is at low level, output terminals OUT0 to OUT15 respond to the data, either ON or OFF.

3 When \overline{OE} terminal is at high level, it switches off all the data on the output terminal.


DocID15379 Rev 4

57

Figure 8: Clock, serial-in, serial-out












Figure 10: Outputs





6 Typical characteristics




Table 10: Output current vs Rext resistor

Rext (Ω)	Output current (mA)
23700	1
11730	2
6930	3
4090	5
2025	10
1000	20
667	30
497	40
331	60

57







Figure 12: Output current vs $\pm \Delta I_{OL}(\%)$ (temp. = 25 °C, Vdd = 5 V, pin = all outputs)





DocID15379 Rev 4

57

Typical characteristics

						0101131103			
	Table 11: IsET vs drop out voltage (Vdrop)								
Vdd (V)	lset (mA)	Min (mV)	Max (mV)	Avg (mV)	Vdd (V)	lset (mA)	Min (mV)	Max (mV)	Avg (mV)
	3	35	37	36		3	37	37	37
	5	71	72	71		5	72	73	72
2.2	10	162	165	163	5.0	10	162	164	163
3.3	20	347	348	347	5.0	20	345	347	346
	40	724	724	724		40	725	728	726
	60	1080	1090	1080		60	1090	1140	1110



7 Tast circuits






Figure 15: AC characteristic





DocID15379 Rev 4





 V_{L} will be determined by the V_{F} of the LEDs.

Test condition: Temp. = 25 °C, V_{DD} = 3.3 V, V_{IN} = V_{DD} , C_L = 10 pF, Freq. = 1 MHz, Ch1 = CLK, Ch2 = SDI, Ch3 = OUTn, Ch4 = V_{OUT}




Figure 17: Turn ON output current setup






20/31

Tast circuits









8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



8.1 QSOP-24 package information








Dim.		mm				
Dini.	Min.	Тур.	Max.			
A	1.54	1.62	1.73			
A1	0.10	0.15	0.25			
A2		1.47				
b	0.20		0.31			
С	0.17		0.254			
D	8.56	8.66	8.76			
E	5.80	6.00	6.20			
E1	3.80	3.91	4.01			
е		0.635				
L	0.40	0.635	0.89			
h	0.25	0.33	0.41			
<	0°		8°			

Table 12: QSOP-24 mechanical data

8.2 TSSOP24 package information

Figure 20: TSSOP24 package outline






Package information

STP16CPP05

Table 13: TSSOP24 mechanical data						
Dim		mm				
Dim.	Min.	Тур.	Max.			
А			1.1			
A1	0.05		0.15			
A2		0.9				
b	0.19		0.30			
С	0.09		0.20			
D	7.7		7.9			
E	4.3		4.5			
е		0.65 BSC				
Н	6.25		6.5			
К	0°		8°			
L	0.50		0.70			

8.3 SO-24 package information

Figure 21: SO-24 package outline






Package information

Table 14: SO-24 mechanical data						
Dim		mm				
Dim.	Min.	Тур.	Max.			
A			2.65			
a1	0.1		0.2			
a2			2.45			
b	0.35		0.49			
b1	0.23		0.32			
С		0.5				
c1	45° (typ.)					
D	15.20		15.60			
E	10.00		10.65			
е		1.27				
e3		13.97				
F	7.40		7.60			
L	0.50		1.27			
S	°(max.) 8					





8.4 TSSOP24 exposed pad package information

26/31

DocID15379 Rev 4




Package information

Table 15: TSSOP24 exposed pad mechanical data					
	•	mm			
Dim.	Min.	Тур.	Max.		
А			1.20		
A1			0.15		
A2	0.80	1.00	1.05		
b	0.19		0.30		
С	0.09		0.20		
D	7.70	7.80	7.90		
D1	4.80	5.00	5.2		
E	6.20	6.40	6.60		
E1	4.30	4.40	4.50		
E2	3.00	3.20	3.40		
е		0.65			
L	0.45	060	075		
L1		1.00			
k	0		8		
aaa			0.10		



8.5 TSSOP24, TSSOP24 exposed pad and SO-24 packing information






Table 16: TSSOP24 and TSSOP24 exposed pad tape and reel mechanical data

Dim.	mm				
Dini.	Min.	Тур.	Max.		
A		-	330		
С	12.8	-	13.2		
D	20.2	-			
Ν	60	-			
Т		-	22.4		
Ao	6.8	-	7		
Во	8.2	-	8.4		
Ко	1.7	-	1.9		
Po	3.9	-	4.1		
Р	11.9	-	12.1		



Table 17: SO-24 tape and reel mechanical data

Package information

Dim.	mm			
	Min.	Тур.	Max.	
A		-	330	
С	12.8	-	13.2	
D	20.2	-		
N	60	-		
Т		-	30.4	
Ao	10.8	-	11.0	
Во	15.7	-	15.9	
Ко	2.9	-	3.1	
Po	3.9	-	4.1	
Р	11.9	-	12.1	



9 Revision history

Table 18: Document revision history

Date	Revision	Changes	
11-Feb-2009	1	First release	
22-Oct-2009	2	Updated Figure 11 on page 14 and Figure 10 on page 14.	
10-Jun-2014	3	Updated Section 8: Package mechanical data. Added Section 9: Packaging mechanical data. Minor text changes.	
08-Apr-2016	4	Updated Section 8.1: "QSOP-24 package information". Minor text changes.	

30/31



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

