										ONS										
LTR					[DESCR	RIPTIO	N					DATE (YR-MO-DA)			APPROVED				
A	Chan	iges in	in accordance with NOR 5962-R154-97.					96-12-13			Monica L. Poelking)							
В					. Add o out G		class \	/ criteri	a. Cha	inges to	table	I.		00-0)1-25		Rayı	mond N	<i>l</i> onnin	
С		case ou ghout.		X. Add delta limits for class V devices. Editorial changes						00-0)7-31		Rayı	mond N	<i>l</i> lonnin					
D					r V _{он} р quireme			ble III.	Updat	e the b	oilerpla	ite to		01-0)1-17		Thor	mas M.	Hess	
E	Add o	case ou	utline Z	JAK										01-0)7-23		Thor	nas M.	Hess	
F	boile		o incluo	de radia	sectior ation ha									05-0)4-21		Thor	mas M.	Hess	
G		te radi			s assur	ance b	oilerpla	ate requ	uiremer	nts. Ad	d appe	endix		07-0)4-18		Thor	nas M.	Hess	
Н	Upda	te dime	ensions	s of cas	se outli	ne X to	figure	1 LT(G					12-0)8-23		Thor	nas M.	Hess	
J	Add o	case ou	utline Y	. Upda	ate boil ents	erplate				urrent				18-0)3-27		Thor	mas M.	Hess	
REV																				
SHEET																				
SHEET REV	J 15	J 16	J 17	J 18	J 19	J 20	 	 												
SHEET	J 15	J 16	J 17	J 18 REV	19	J 20	J 21 J	J 22 J	J 23 J	J	J	J	J	J	J	J	J			
SHEET REV SHEET	-	-	-	18	19	-	21	22	23	 	J 5	J 6	 	 	J	J 10	J 11	■	J 13	
SHEET REV SHEET REV STATUS	-	-	-	18 REV SHE	19 / ET PARED	20 20 DBY	21 J	22 J 2	23 J	-	-	6	7 DLA	8 LAND	9 ANC	10 MAF	11 RITIM	12 E	-	-
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15 NDAF	16 RD	-	18 REV SHE PRE	19 / PAREE CKED	20 D BY Jeffery BY	21 J 1	22 J 2	23 J	-	-	6 CC	7 DLA I DLUM	8 LAND	9 ANC, OHIO	10 0 MAF 0 432	11	12 E 990	13	-
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA		16 RD CUIT G	17	18 REV SHE PRE CHE	19 / PAREL CKED	20 D BY Jeffery BY D. A. D D BY	21 J 1 Tunsta	22 J 2	23 J	4 MIC	5 CROC	6 CC http: CIRCI	JIT, [8 IBUS w.dla	9 ANE , OHI .mil/la	10 D MAF D 432 andar	11 RITIM 218-3 ndma	12 E 990 ritime	13 13 MOS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR US	15 NDAF OCIRC AWIN	16 RD SUIT G VAILAI	17	18 REV SHE PRE CHE	19 / PAREL CKED	20 D BY Jeffery D. A. D D BY Michael	21 J Tunsta	22 J 2 II	23 J	4 MIC OC	5 CROC	6 CC http: CIRCI BIDIF	JIT, ERECT	8 IBUS w.dla	9 AND , OHIO .mil/la	10 D MAF D 432 andar ADV/ RANS	11 RITIM 218-3 ndma	12 E 990 ritime	13 MOS, WITH	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR US	15 NDAF OCIRC AWIN IG IS A SE BY A RTMEN ICIES (16 RD CUIT G VAILAI ALL TS DF THE	17 BLE	18 REV SHE PRE CHE APP DRA	19 / PAREE CKED ROVEE	20 D BY Jeffery D. A. D D BY Michael APPR(88-0 LEVEL	21 J Tunsta DiCenzo I A. Fry DVAL D D7-27	22 J 2 II	23 J	4 MIC OC THI	5 CROC	6 CC http: CIRCI BIDIF STAT	JIT, ERECT	8 IBUS w.dla DIGIT ION/ UTPU	9 AND , OHIO .mil/la	andar ADVA RANS	ANCE	12 E 990 ritime ED CI /ER \ HIC	13 MOS, WITH SILIC	14

DSCC FORM 2233


APR 97 DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following examples.

For device class M and Q:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54AC245	Octal bidirectional transceiver with three-state outputs
02	54AC245	Octal bidirectional transceiver with three-state outputs

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class		Device requirement	nts documentation	
М			uirements for MIL-STD-8 accordance with MIL-PR	
Q or V	Certification a	nd qualification to M	11L-PRF-38535	
STANDARD MICROCIRCUIT DRAV	VING	SIZE A		5962-87758
DLA LAND AND MARITI COLUMBUS, OHIO 43218-			REVISION LEVEL J	SHEET 2
DSCC FORM 2234 APR 97				

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
Х	See figure 1	20	Flat pack 8/
Y	See figure 1	20	Flat pack 9/
Z	GDFP1-G20	20	Flat pack with gullwing
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V_{CC}) DC input voltage range (V_{IN}) DC output voltage range (V_{OUT}) Clamp diode current (I_{IK} , I_{OK}) DC output current (I_{IK} , I_{OK})	-0.5 V dc to V _{CC} + 0.5 V dc -0.5 V dc to V _{CC} + 0.5 V dc
DC output current (per output pin) (I _{OUT}) DC V _{CC} or GND current (per output pin) (I _{CC} , I _{GND}) Maximum power dissipation (P _D) Storage temperature range (T _{STG}) Lead temperature (soldering, 10 seconds):	±50 mA <u>4</u> / 500 mW
Case outline X Other case outlines except case X Thermal resistance, junction-to-case (θ _{JC}) Junction temperature (T _J)	+245°C See MIL-STD-1835

1.4 Recommended operating conditions. 2/ 3/ 6/

Supply voltage range (Vcc)	+2.0 V dc to +6.0 V dc
Input voltage range (V _{IN})	
Output voltage range (Vout)	0.0 V dc to Vcc
Input rise or fall time rate ($\Delta t/\Delta v$):	
V _{CC} = 3.6 V to 5.5 V	0 to 8 ns/V
Case operating temperature range (T _c)	55°C to +125°C

1.5 Radiation features.

Device type 02:

Maximum total dose available (dose rate = 50 - 300 Rad (Si)/s)	300K rad (Si) <u>7</u> /
No SEL occurs at effective LET (see 4.4.4.2)	≤ 93 MeV-cm²/mg <u>7</u> /

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified V_{cc} range and case temperature range of -55°C to +125°C.
- 4/ For devices with multiple V_{CC} or GND pins, this value represents the total V_{CC} or GND current.
- 5/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- $\frac{6}{2}$ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions: V_{IH} ≥ 70% V_{CC}, V_{IL} ≤ 30% V_{CC}, V_{OH} ≥ 70% V_{CC} @ -20 μA, V_{OL} ≤ 30% V_{CC} @ 20 μA.
- <u>7</u>/ These limits were obtained during technology characterization and qualification, and are guaranteed by design or process, but not production tested unless specified by the customer through the purchase order or contract.
- 8/ Package case outline X flat pack with isolated lid.
- 9/ Package case outline Y flat pack with grounded lid.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094).

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at <u>http://www.jedec.org</u> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S Arlington, VA 22201-2107).

ASTM INTERNATIONAL (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of this document is available online at <u>http://www.astm.org/</u> or from ASTM International, 100 Barr Harbor Drive, P. O. Box C700, West Conshohocken, PA 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 4

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	5

		TABLE IA. Electrical perfor	mance charac	teristics.				
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions <u>2</u> / <u>3</u> / -55°C ≤ T _C ≤ +125°C +3.0 V ≤ V _{CC} ≤ +5.5 V	Device type and		Group A subgroups	Limits <u>4</u> /		Unit
		unless otherwise specified	device class			Min	Max	
Positive input clamp voltage 3022	V _{IC+}	For input under test, $I_{IN} = 1.0 \text{ mA}$	All V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V _{IC} .	For input under test, $I_{IN} = -1.0 \text{ m/}$	A All V	Open	1	-0.4	-1.5	V
High level output	Vон	$V_{IN} = V_{IH}$ minimum or V_{IL} maximu		3.0 V	1, 2, 3	2.9		V
voltage 3006		Іон = -50 μА	All	4.5 V		4.4		
0000				5.5 V		5.4		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximu		3.0 V	1	2.56		
		I _{ОН} = -12 mA	All		2, 3	2.4		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximu		4.5 V	1	3.86		
		I _{OH} = -24 mA	All		2, 3	3.70		
				5.5 V	1	4.86		
					2, 3	4.70		
		V _{IN} = V _{IH} minimum or V _{IL} maximu Iон = -50 mA	im All All	5.5 V	1, 2, 3	3.85		
Low level output	Vol	V _{IN} = V _{IH} minimum or V _{IL} maximu		3.0 V	1, 2, 3		0.1	V
voltage 3007		I _{OL} = 50 μA	All	4.5 V			0.1	
0007				5.5 V	-		0.1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximu	ım All	3.0 V	1		0.36	
		$I_{OL} = 12 \text{ mA}$	All		2, 3		0.50	
		V _{IN} = V _{IH} minimum or V _{IL} maximu		4.5 V	1		0.36	
		I _{OL} = 24 mA	All		2, 3		0.50	
				5.5 V	1		0.36	
					2, 3		0.50	1
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximu $I_{OL} = 50$ mA	im All All	5.5 V	1, 2, 3		1.65	
High level input	Vih		All	3.0 V	1, 2, 3	2.1		V
voltage	<u>6</u> /		All	4.5 V		3.15		
				5.5 V		3.85		
Low level input	VIL		All	3.0 V	1, 2, 3		0.9	V
voltage	<u>6</u> /		All	4.5 V			1.35	
				5.5 V			1.65	
See footnotes at end	of table.							
MICR		OARD T DRAWING	SIZE A			5	5962-87	7758
DLA	A LAND ANI	D MARITIME IO 43218-3990		REVISI	ON LEVEL J	SH	IEET 6	

Test and MIL-STD-883	Symbol	-55°C ≤ Tc	Test conditions $2/3/$ -55°C ≤ T _C ≤ +125°C		Device Vcc type		Limits <u>4</u> /		Unit		
test method <u>1</u> /		+3.0 V \leq V outputs otherw		and device class			Min	Max			
Input leakage	Ін	For input under tes		All	5.5 V	1		0.1	μA		
current high 3010		For all other inputs V _{IN} = V _{CC} or GND		All		2, 3		1.0			
Input leakage	I _{IL}	For input under tes		All	5.5 V	1		-0.1	μA		
current low 3009		For all other inputs VIN = VCC or GND		All		2, 3		-1.0			
Quiescent supply	Іссн	$V_{IN} = V_{CC} \text{ or } GND$		All	5.5 V	1		4.0	μA		
current, output high				All		2, 3		80.0			
3005			M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1		50.0			
Quiescent supply	I _{CCL}	$V_{IN} = V_{CC} \text{ or } GND$		All	5.5 V	1		4.0	μA		
current, output low 3005				All		2, 3		80.0			
				M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1		50.0		
Quiescent supply	Iccz N	$V_{IN} = V_{CC} \text{ or } GND$		All	5.5 V	1		4.0	μA		
current, output three-state				All		2, 3		80.0			
3005			M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1		50.0			
Three-state output leakage current	Іогн	Іогн	V _{IN} = V _{CC} or GND V _{OUT} = V _{CC}		01 All	5.5 V	1, 2, 3		10.0	μA	
high 3021				02		1		0.5			
5021				All		2, 3		10.0			
			M, D, P, L, R, F	02 Q, V	5.5 V	1		5.0			
Three-state output leakage current	I _{OZL}	$V_{IN} = V_{CC} \text{ or } GND$ $V_{OUT} = GND$		01 All	5.5 V	1, 2, 3		-10.0	μ/		
low 3020				02	-	1		-0.5			
3020				All		2, 3		-10.0			
					M, D, P, L, R, F	02 Q, V	5.5 V	1		-5.0	
nput capacitance 3012	CIN	T _C = +25°C See 4.4.1c		All All	GND	4		12	pF		
Power dissipation capacitance	С _{РD} <u>8</u> /	T _c = +25°C f = 1 MHz See 4.4.1c		All All	5.0 V	4		55	pł		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	7

$ \begin{array}{c c} \text{test method } \underline{1}/ & +3.0 \ \text{V} \leq \text{V}_{\text{CC}} \leq +5.5 \ \text{V} \\ \text{unless otherwise specified} \\ \hline \\ \hline \\ \text{Functional tests} & \underline{9}/ & \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \ \text{or V}_{\text{IL}} \\ \text{Verify output V}_{\text{OUT}} \\ \hline \\ \text{See 4.4.1b} \\ \hline \\ \hline \\ \hline \\ \text{Propagation delay} \\ \text{time, An to Bn} & \underline{10}/ & \begin{array}{c} \text{C}_{\text{L}} = 50 \ \text{pF minimum} \\ \text{R}_{\text{L}} = 500\Omega \\ \text{See figure 5} \\ \hline \end{array} $	and device class All All 01	3.0 V 5.5 V	7, 8	Min L	Max H	
$ 3014 \qquad \qquad \begin{array}{c} Verify \ output \ V_{OUT} \\ See \ 4.4.1b \end{array} $ $ Propagation \ delay \qquad t_{PHL} \qquad C_L = 50 \ pF \ minimum \\ time, \ An \ to \ Bn \qquad \begin{array}{c} 10/ \\ D \end{array} $ $ R_L = 500\Omega $	All			L	ц	
$\begin{array}{c c} & \text{See 4.4.1b} \\ \hline \\ $		5.5 V	7.0			
Propagation delay t_{PHL} $C_L = 50 \text{ pF minimum}$ time, An to Bn $\underline{10}/$ $R_L = 500\Omega$	01	1	7, 8	L	н	
time, An to Bn $\underline{10}$ / R _L = 500 Ω		3.0 V	9	1.0	8.5	ns
	All		10, 11	1.0	10.0	
3003		4.5 V	9	1.0	6.0	
			10, 11	1.0	7.5	1
	02	3.0 V	9	1.0	9.5	1
	All		10, 11	1.0	11.0	
		4.5 V	9	1.0	7.5	
			10, 11	1.0	8.5	1
tpLH	All	3.0 V	9	1.0	8.5	1
<u>10</u> /	All		10, 11	1.0	11.5	1
		4.5 V	9	1.0	6.5	1
			10, 11	1.0	8.5	1
Propagation delay t_{PHZ} $C_L = 50 \text{ pF minimum}$	All	3.0 V	9	1.0	12.0	ns
time, output $\underline{10}$ / $R_L = 500\Omega$ disable \overline{OE} to See figure 5	All		10, 11	1.0	13.5	
disable, OE to See figure 5 An or Bn		4.5 V	9	1.0	9.0]
3003			10, 11	1.0	10.5]
t _{PLZ}	All	3.0 V	9	1.0	11.5]
<u>10</u> /	All		10, 11	1.0	14.0]
		4.5 V	9	1.0	9.0]
			10, 11	1.0	10.5	
Propagation delay t_{PZH} $C_L = 50 \text{ pF minimum}$	All	3.0 V	9	1.0	11.5	ns
time, output $\underline{10}$ / $R_L = 500\Omega$ enable, \overline{OE} to See figure 5	All		10, 11	1.0	13.5	
An or Bn		4.5 V	9	1.0	8.5	
3003			10, 11	1.0	10.0	
tpzL 10/	All	3.0 V	9	1.0	12.0	
<u>10</u> /	All		10, 11	1.0	14.5	
		4.5 V	9	1.0	9.0	
		1 1	10, 11	1.0	10.5	

REVISION LEVEL

J

SHEET

8

DSCC FORM 2234 APR 97

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 TABLE IA. Electrical performance characteristics - Continued.

- 3/ RHA parts for device type 02 of this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, these devices are only tested at the 'F' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table IA, as applicable, at 3.0 V ≤ V_{CC} ≤ 3.6 V and 4.5 V ≤ V_{CC} ≤ 5.5 V.
- 5/ The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 3.0 V and 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for other values of V_{CC}. Limits shown apply to operation at V_{CC} = 3.3 V ±0.3 V and V_{CC} = 5.0 V ±0.5 V. Tests with input current at +50 mA or -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = V_{IH} minimum and V_{IL} maximum.
- $\underline{6}$ / The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- <u>7</u>/ The maximum limit for this parameter at 100 krads (Si) is 4 μ A.
- <u>8</u>/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and dynamic current consumption (I_s). Where:

 $P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$ $I_{S} = (C_{PD} + C_{L}) V_{CC}f + I_{CC}$

For both PD and Is, f is the frequency of the input signal and CL is the external output load capacitance.

- $\underline{9}$ / Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For output measurements, $H \ge 0.7V_{CC}$, $L \le 0.3V_{CC}$.
- <u>10</u>/ AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V and guaranteed by testing at $V_{CC} = 4.5$ V. AC limits at $V_{CC} = 3.6$ V are equal to the limits at $V_{CC} = 3.0$ V and guaranteed by testing at $V_{CC} = 3.0$ V. Minimum ac limits for $V_{CC} = 5.5$ V are 1.0 ns and guaranteed by guardbanding the $V_{CC} = 4.5$ V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.


TABLE IB. SEP test limits. 1/ 2/

Device type	SEP	Tc = temperature ±10°C	Vcc	Effective LET
02	No SEL	+125°C	Bias V_{CC} = 5.5 V	\leq 93 MeV-cm ² /mg

1/ For SEP test conditions, see 4.4.4.2 herein.

/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	9



0.275

0.199

0.045

0.250

0.010

0.037

E2

E3

е

L

Q

S1 0.021 0.55 Note: Deviation from MIL-STD-1835 REF. F-9, CONFIG. B the dimension c is 0.003 inches minimum instead of 0.004 inches minimum and dimension Q is 0.010 inches Minimum instead of 0.026 inches minimum. Package case outline X flat pack with isolated lid. Package case outline Y flat pack with grounded lid.

0.285

0.211

0.055

0.370

0.95

6.99

5.05

1.14

6.35

0.25

7.24

5.36

1.40

9.39

FIGURE 1. Case outlines X and Y.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	10

Device types	01 and 02
Case outlines	R, S, X, Y, Z, and 2
Terminal number	Terminal symbol
1	DIR
2	A1
3	A2
4	A3
5	A4
6	A5
7	A6
8	A7
9	A8
10	GND
11	B8
12	B7
13	B6
14	B5
15	B4
16	В3
17	B2
18	B1
19	ŌE
20	V _{CC}

FIGURE 2. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	11


Inp	uts	
ŌĒ	DIR	Operation
L	L	B data to A bus
L	Н	A data to B bus
Н	Х	High impedance state

H = High voltage level


L = Low voltage level

X = Irrelevant





Downloaded from Arrow.com.



STANDARD
MICROCIRCUIT DRAWINGSIZE
A5962-87758DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990REVISION LEVEL
JSHEET
13

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

- 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
 - c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JESD20 and table IA herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	14

TABLE IIA.	Electrical test	req	uirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in accord	proups dance with 535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

<u>1</u>/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1, 7, and deltas.

3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C). 1/

Parameter <u>2</u> /	Symbol	Device type	Delta limits
Quiescent supply current	ICCH, ICCL, ICCZ	02	±300 nA
Input current low level	lı_	02	±20 nA
Input current high level	I _{IH}	02	±20 nA
Output voltage low level $(V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA})$	Vol	02	±0.04 V
Output voltage high level $(V_{CC} = 5.5 \text{ V}, I_{OH} = -24 \text{ mA})$	Vон	02	±0.20 V

1/ This table is representation of what vendor CAGE F8859 has experienced and is guaranteed and not meant to be construed as a quality assurance requirement for any other vendor.

2/ These parameters shall be recorded before and after the required burn-in and life tests to determined delta limits.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	15

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019 condition A, and as specified herein.

- a. Inputs tested high, V_{CC} = 5.5 V dc ±5%, V_{IN} = 5.0 V dc +10%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- b. Inputs tested low, V_{CC} = 5.5 V dc \pm 5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω \pm 20%, and all outputs are open.

4.4.4.1.1 <u>Accelerated annealing testing</u>. Accelerated annealing testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at 25° C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and $60\square$ to the normal, inclusive (i.e. $0^{\circ} \le angle \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
- c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be \geq 20 micron in silicon.
- e. The test temperature shall be +25°C for the upset measurements and the maximum rated operating temperature ±10°C for the latch-up measurements.
- f. Bias conditions shall be defined by the manufacturer for the latch-up measurements.
- g. For SEP test limits, see table IB herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 16
DSCC FORM 2234			

Downloaded from Arrow.com.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.

a. RHA upset levels.


- b. Test conditions (SEP).
- c. Number of upsets (SEU).
- d. Number of transients (SET).
- e. Occurrence of latchup (SEL).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	17

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

A.1.2 <u>PIN</u>. The PIN is as shown in the following example:



A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
02	54AC245	Octal bidirectional transceiver with three-state outputs

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

Device class

Device requirements documentation

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 18

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u>	Figure number
02	A-1
A.1.2.4.2 Die bonding pad locations and electrical functions.	
<u>Die type</u>	Figure number
02	A-1
A.1.2.4.3 Interface materials.	
<u>Die type</u>	Figure number
02	A-1
A.1.2.4.4 Assembly related information.	
<u>Die type</u>	Figure number
02	A-1

A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.

A.1.4 <u>Recommended operating conditions</u>. See paragraph 1.4 herein for details.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	19

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>https://assist.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094).

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.

A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.

A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.

A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.

A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.

A.3.2.5 Truth table. The truth table shall be as defined in paragraph 3.2.3 herein.

A.3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.

A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.

A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	20

A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.

A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 VERIFICATION

A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.

A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:

- a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
- b. 100% wafer probe (see paragraph A.3.4 herein).
- c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.


A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DLA Land and Maritime-VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0540.

A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	21

APPENDIX A



Die physical dimensions.

Die size: Die thickness:	2408 x 2250 μm 285 ±25 μm	
Interface materials.		
Top metallization:	Al Si Cu	0.85 μm
Backside metallization:	None	
Glassivation.		
Type: Thickness:	P. Vapox + Nitrie 0.5 μm – 0.7 μm	
Substrate:	Silicon	
Assembly related information.		
Substrate potential:	Floating or tied t	o GND
Special assembly instructions:	Bond pad #20 (\	/ _{CC}) first

FIGURE A-1 Die bonding pad locations and electrical functions – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87758
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	23

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 18-03-27

Approved sources of supply for SMD 5962-87758 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Vendor CAGE number	Vendor similar PIN <u>2</u> /
01295	SNJ54AC245J
0C7V7	54AC245DMQB
3V146	54AC245/QRA
01295	SNJ54AC245W
0C7V7	54AC245FMQB
3V146	54AX245/QSA
01295	SNJ54AC245FK
0C7V7	54AC245LMQB
3V146	54AC245/Q2A
0C7V7	54AC245WG-QML
3V146	54AC245/QZA
<u>3</u> /	SNV54AC245J
01295	SNV54AC245W
<u>3</u> /	54AC245K02Q
<u>3</u> /	54AC245K01Q
<u>3</u> /	54AC245K02V
<u>3</u> /	54AC245K01V
<u>3</u> /	54AC245K02Q
<u>3</u> /	54AC245K01Q
<u>3</u> /	54AC245K02V
<u>3</u> /	54AC245K01V
F8859	RHFAC245K02Q
F8859	RHFAC245K01Q
	CAGE number 01295 0C7V7 3V146 01295 0C7V7 3V146 01295 0C7V7 3V146 0C7V7 3V146 <u>3</u> / 3/ 3/ <u>3</u> / <u>3</u> / <u>3</u> / <u>3</u> / <u>3</u> / <u>3</u>

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962F8775802VXA	F8859	RHFAC245K02V
5962F8775802VYA	F8859	RHFAC245K04V
5962F8775802VXC	F8859	RHFAC245K01V
5962F8775802VYC	F8859	RHFAC245K03V
5962F8775802RA	F8859	RHFAC245D04Q
5962F8775802RC	F8859	RHFAC245D03Q
5962F8775802VRA	F8859	RHFAC245D04V
5962F8775802VRC	F8859	RHFAC245D03V
5962F8775802V9A	F8859	AC245DIE2V

DATE: 18-03-27

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- <u>3</u>/ Not available from an approved source of supply.

Vendor CAGE <u>number</u>	Vendor name and address
0C7V7	Teledyne e2v, Inc. 765 Sycamore Drive Milpitas, CA 95035
F8859	ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2-FRANCE
01295	Texas Instruments Incorporated Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243
3V146	Rochester Electronics 16 Malcolm Hoyt Drive Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.