## MC74VHCT259A

# 8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter <br> <br> with LSTTL-Compatible Inputs 

 <br> <br> with LSTTL-Compatible Inputs}

The MC74VHCT259 is an 8-bit Addressable Latch fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The VHC259 is designed for general purpose storage applications in digital systems. The device has four modes of operation as shown in the mode selection table. In the addressable latch mode, the signal on Data In is written into the addressed latch. The addressed latch follows the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one-of-eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode, all outputs are LOW and unaffected by the address and data inputs. When operating the VHCT259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V because it has full 5.0 V CMOS level output swings.

The VHCT259A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$. These input and output structures help prevent device destruction caused by supply voltage-input/output voltage mismatch, battery backup, hot insertion, etc.

## Features

- High Speed: $\mathrm{t}_{\mathrm{PD}}=7.6 \mathrm{~ns}(\mathrm{Typ})$ at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$
- Low Power Dissipation: $\mathrm{I}_{\mathrm{CC}}=2 \mu \mathrm{~A}$ (Max) at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- TTL-Compatible Inputs: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$
- Power Down Protection Provided on Inputs and Outputs
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


## ON Semiconductor ${ }^{\circledR}$

http://onsemi.com


ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.


Figure 1. Logic Diagram


Figure 3. IEC Logic Symbol

MODE SELECTION TABLE

| Enable | Reset | Mode |
| :---: | :---: | :---: |
| L | H | Addressable Latch |
| H | H | Memory |
| L | L | 8-Line Demultiplexer |
| H | L | Reset |

LATCH SELECTION TABLE

| Address Inputs |  | Latch <br> Addressed |  |
| :---: | :---: | :---: | :---: |
| C | B |  | Q0 |
| L | L | L | Q1 |
| L | L | H | Q2 |
| L | H | L | Q3 |
| L | H | H | Q4 |
| H | L | L | Q5 |
| H | L | H | Q6 |
| H | H | L | Q7 |
| H | H | H |  |



Figure 4. Expanded Logic Diagram

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Digital Input Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage <br> Output in 3-State High or Low State | $\begin{gathered} -0.5 \text { to }+7.0 \\ -0.5 \text { to } \mathrm{V}_{C C}+0.5 \end{gathered}$ | V |
| $\mathrm{IIK}^{\text {K }}$ | Input Diode Current | -20 | mA |
| lok | Output Diode Current | $\pm 20$ | mA |
| Iout | DC Output Current, per Pin | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, $\mathrm{V}_{\text {CC }}$ and GND Pins | $\pm 75$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | $\begin{array}{lr}\text { Power Dissipation in Still Air } & \text { SOIC } \\ & \text { TSSOP }\end{array}$ | $\begin{aligned} & 200 \\ & 180 \end{aligned}$ | mW |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {ESD }}$ | ESD Withstand VoltageHuman Body Model (Note 1) <br> Machine Model (Note 2) <br> Charged Device Model (Note 3) | $\begin{aligned} & >2000 \\ & >200 \\ & >2000 \end{aligned}$ | V |
| LLATCHUP | Latchup Performance Above $\mathrm{V}_{\text {CC }}$ and Below GND at $125^{\circ} \mathrm{C}$ (Note 4) | $\pm 300$ | mA |
| $\theta_{\text {JA }}$ | Thermal Resistance, Junction-to-Ambient $\begin{array}{r}\text { SOIC } \\ \text { TSSOP }\end{array}$ | $\begin{aligned} & 143 \\ & 164 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Tested to EIA/JESD22-A114-A
2. Tested to EIA/JESD22-A115-A
3. Tested to JESD22-C101-A
4. Tested to EIA/JESD78

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Characteristics |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | DC Supply Voltage |  | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage | Output in 3-State High or Low State | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 5.5 \\ \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range, all Package Types |  | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise or Fall Time | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 0 | 20 | $\mathrm{ns} / \mathrm{V}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO $0.1 \%$ BOND FAILURES

| Junction <br> Temperature${ }^{\circ} \mathbf{C}$ |
| :---: | :---: | :---: |$\quad$ Time, Hours $\quad$ Time, Years | 80 | $1,032,200$ |
| :---: | :---: |
| 919,300 | 47.9 |
| 90 | 178,700 |
| 100 | 79,600 |
| 110 | 37,000 |
| 120 | 17,800 |
| 130 | 8,900 |
| 140 | 4.2 |



Figure 5. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage |  | 4.5 to 5.5 | 2 |  |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum Low-Level Input Voltage |  | 4.5 to 5.5 |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Maximum High-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \end{aligned}$ | 4.5 | 4.4 | 4.5 |  | 4.4 |  | 4.4 |  | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \end{aligned}$ | 4.5 | 3.94 |  |  | 3.8 |  | 3.66 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A} \end{aligned}$ | 4.5 |  | 0 | 0.1 |  | 0.1 |  | 0.1 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=8 \mathrm{~mA} \end{aligned}$ | 4.5 |  |  | 0.36 |  | 0.44 |  | 0.52 |  |
| 1 N | Input Leakage Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ or GND | 0 to 5.5 |  |  | $\pm 0.1$ |  | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 |  |  | 4.0 |  | 40.0 |  | 40.0 | $\mu \mathrm{A}$ |
| $I_{\text {CCT }}$ | Additional Quiescent Supply Current (per Pin) | Any one input: $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ <br> All other inputs: $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D$ | 5.5 |  |  | 1.35 |  | 1.5 |  | 1.5 | $\mu \mathrm{A}$ |
| IOPD | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ | 0 |  |  | 0.5 |  | 5 |  | 5 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=\leq 85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL }^{2} \end{aligned}$ | Maximum Propagation Delay, Data to Output (Figures 6 and 11) | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & \hline 11.0 \\ & 16.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 18.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 13.0 \\ & 18.0 \end{aligned}$ | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \hline 6.0 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 8.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ |  |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL } \end{aligned}$ | Maximum Propagation Delay, Address Select to Output <br> (Figures 7 and 11) | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & \hline 11.0 \\ & 16.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 18.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 18.0 \end{aligned}$ | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 6.0 \\ & 8.5 \end{aligned}$ | $\begin{gathered} 8.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ |  |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL } \end{aligned}$ | Maximum Propagation Delay, Enable to Output (Figures 8 and 11) | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 11.0 \\ & 16.0 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 18.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 13.0 \\ & 18.0 \end{aligned}$ | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 6.0 \\ & 8.5 \end{aligned}$ | $\begin{gathered} \hline 8.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{array}{r} 9.5 \\ 11.5 \end{array}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ |  |
| ${ }_{\text {tPHL }}$ | Maximum Propagation Delay, Reset to Output <br> (Figures 9 and 11) | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 11.0 \\ & 16.0 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 18.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 18.0 \end{aligned}$ | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 6.0 \\ & 8.5 \end{aligned}$ | $\begin{gathered} \hline 8.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ |  |
| $\mathrm{Cl}_{\text {IN }}$ | Maximum Input Capacitance |  |  |  | 6 | 10 |  | 10 |  | 10 | pF |


| C $_{\text {PD }}$ | Power Dissipation Capacitance (Note 5) | Typical @ 25 ${ }^{\circ} \mathbf{C}, \mathbf{V}_{\mathbf{C C}}=\mathbf{5 . 0 V}$ |  |
| :--- | :--- | :---: | :---: |
|  | pF |  |  |

5. $\mathrm{C}_{P D}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $\mathrm{I}_{\mathrm{CC}(\mathrm{OPR})}=\mathrm{C}_{P D} \bullet \mathrm{~V}_{\mathrm{CC}} \bullet \mathrm{f}_{\mathrm{in}}+\mathrm{I}_{\mathrm{CC}}$. $\mathrm{C}_{\mathrm{PD}}$ is used to determine the no-load dynamic power consumption; $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{\mathrm{PD}} \bullet \mathrm{V}_{\mathrm{CC}}{ }^{2} \bullet \mathrm{f}_{\mathrm{in}}+\mathrm{I}_{\mathrm{CC}} \bullet \mathrm{V}_{\mathrm{CC}}$.

TIMING REQUIREMENTS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=\leq 85^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=\leq 125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {w }}$ | Minimum Pulse Width, Reset or Enable (Figure 10) | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | 5.0 |  |  | 5.5 |  | 5.5 |  | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | 5.0 |  |  | 5.5 |  | 5.5 |  |  |
| $\mathrm{t}_{\text {su }}$ | Minimum Setup Time, Address or Data to Enable (Figure 10) | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | 4.5 |  |  | 4.5 |  | 4.5 |  | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | 3.0 |  |  | 3.0 |  | 3.0 |  |  |
| $t_{\text {h }}$ | Minimum Hold Time, Enable to Address or Data (Figure 8 or 9) | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | 2.0 |  |  | 2.0 |  | 2.0 |  | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | 2.0 |  |  | 2.0 |  | 2.0 |  |  |
| $\mathrm{tr}_{\mathrm{r}, \mathrm{t}} \mathrm{t}$ | Maximum Input, Rise and Fall Times (Figure 6) | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ |  |  | 400 |  | 300 |  | 300 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ |  |  | 200 |  | 100 |  | 100 |  |



Figure 6. Switching Waveform


Figure 8. Switching Waveform


Figure 10. Switching Waveform

Figure 7. Switching Waveform


Figure 9. Switching Waveform

*Includes all probe and jig capacitance
Figure 11. Test Circuit

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :--- | :---: | :---: |
| MC74VHCT259ADG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC74VHCT259ADR2G | SOIC-16 <br> (Pb-Free) | 2500 Tape \& Reel |
| MC74VHCT259ADTG | TSSOP-16 <br> (Pb-Free) | 96 Units / Rail |
| MC74VHCT259ADTRG | TSSOP-16 <br> (Pb-Free) | 2500 Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SOIC-16
CASE 751B-05
ISSUE K
SCALE 1:1


| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-16 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


TSSOP-16
CASE 948F-01
ISSUE B
DATE 19 OCT 2006

SCALE 2:1


| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-16 | PAGE 1 OF 1 |

ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

