# 3.3V / 5V ECL Dual **Differential Data and Clock D Flip-Flop With Set and** Reset

#### Description

The MC10/100EP29 is a dual master-slave flip-flop. The device features fully differential Data and Clock inputs as well as outputs. The MC10/100EP29 is functionally equivalent to the MC10/100EL29. Data enters the master latch when the clock is LOW and transfers to the slave upon a positive transition on the clock input.

The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to  $V_{EE}$  and the  $\overline{D}$  input will bias around V<sub>CC</sub>/2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.

Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.

The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and  $V_{CC}\,via$  a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open.

The 100 Series contains temperature compensation.

#### **Features**

- Maximum Frequency > 3 GHz Typical
- 500 ps Typical Propagation Delays
- PECL Mode Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 5.5 V with  $V_{EE} = 0 V$
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with  $V_{EE} = -3.0 \text{ V}$  to -5.5 V
- Open Input Default State
- Safety Clamp on Inputs
- These are Pb-Free Devices



#### ON Semiconductor®

http://onsemi.com

### **MARKING DIAGRAM\***



TSSOP-20 **DT SUFFIX CASE 948E** 





QFN-20 **MN SUFFIX** CASE 485E



XXXX = MC10 or 100= Assembly Location


= Wafer Lot Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 20-Lead Pinout (Top View) and Logic Diagram

Exposed Pad D0 D0 S0  $V_{CC}$ R0 16 19 18 Q0  $V_{\mathsf{BB}}$ 2 CLK0 Q0 MC10/100EP29 3 13 CLK0 Q1 CLK1 4 12 Q1 5 ı 11 CLK1 S1 ; 6 ; ; 7; ; 8; ; 9; ; 10; D1 V<sub>CC</sub> V<sub>EE</sub> R1

NOTE: The Exposed Pad (EP) on package bottom must be attached to a heat–sinking conduit. The Exposed Pad may only be electrically connected to V<sub>EE</sub>.

Figure 1. QFN-20 Pinout (Top View)

**Table 1. PIN DESCRIPTION** 

Pin	Function
D0*, <del>D0</del> *; D1*, <del>D1</del> *	ECL Differential Data Inputs
R0*, R1*	ECL Reset Inputs
CLK0*, CLK0*	ECL Differential Clock Inputs
CLK1*, CLK1*	ECL Differential Clock Inputs
S0* S1*	ECL Set Inputs
Q0, <del>Q0</del> ; Q1, <del>Q1</del>	ECL Differential Data Outputs
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
EP	Exposed Pad

<sup>\*</sup>Pins will default LOW when left open.

Table 2. TRUTH TABLE

R	S	D	CLK	Q	Q
L	L	L	Z	L	Н
L	L	Н	Z	Н	L
Н	L	Х	Х	L	Н
L	Н	Х	Х	Н	L
Н	Н	Х	Х	Undef	Undef

Z = LOW to HIGH Transition

X = Don't Care

**Table 3. ATTRIBUTES** 

Characteri	stics	Va	lue			
Internal Input Pulldown Resistor		75 kΩ				
Internal Input Pullup Resistor	N/A					
ESD Protection	> 2 kV > 100 V > 2 kV					
Moisture Sensitivity, Indefinite Tim	e Out of Drypack (Note 1)	Pb Pkg	Pb-Free Pkg			
	TSSOP-20 QFN-20	Level 1 N/A	Level 3 Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0	@ 0.125 in			
Transistor Count	383 D	evices				
Meets or exceeds JEDEC Spec E	IA/JESD78 IC Latchup Test					

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$V_{I} \leq V_{CC}$ $V_{I} \geq V_{EE}$	6 -6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction–to–Ambient)	0 lfpm 500 lfpm	20 TSSOP 20 TSSOP	140 100	°C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	Standard Board	20 TSSOP	23 to 41	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-20 QFN-20	47 33	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	QFN-20	18	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. 10EP DC CHARACTERISTICS, PECL  $V_{CC} = 3.3 \text{ V}$ ,  $V_{EE} = 0 \text{ V}$  (Note 2)

		-40°C				25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	35	46	55	37	48	57	40	49	60	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	2165	2290	2415	2230	2355	2480	2290	2415	2540	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2090		2415	2155		2480	2215		2540	mV
$V_{IL}$	Input LOW Voltage (Single–Ended)	1365		1690	1460		1755	1490		1815	mV
$V_{BB}$	Output Voltage Reference	1790	1890	1990	1855	1955	2055	1915	2015	2115	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	2.0		3.3	2.0		3.3	2.0		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 2. Input and output parameters vary 1:1 with V $_{CC}$ . V $_{EE}$  can vary +0.3 V to -2.2 V.
- 3. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 6. 10EP DC CHARACTERISTICS, PECL V<sub>CC</sub> = 5.0 V, V<sub>EE</sub> = 0 V (Note 5)

		-40°C				25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	35	46	55	37	48	57	40	49	60	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6)	3865	3990	4115	3930	4055	4180	3990	4115	4240	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)	3065	3190	3315	3130	3255	3380	3190	3315	3440	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	3790		4115	3855		4180	3915		4240	mV
V <sub>IL</sub>	Input LOW Voltage (Single–Ended)	3065		3390	3130		3455	3190		3515	mV
$V_{BB}$	Output Voltage Reference	3490	3590	3690	3555	3655	3755	3615	3715	3815	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)	2.0		5.0	2.0		5.0	2.0		5.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +2.0 V to -0.5 V.
- 6. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 7. 10EP DC CHARACTERISTICS, NECL  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -5.5 \text{ V}$  to -3.0 V (Note 8)

			-40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	35	46	55	37	48	57	40	49	60	mA
VOH	Output HIGH Voltage (Note 9)	-1135	-1010	-885	-1070	-945	-820	-1010	-885	-760	mV
V <sub>OL</sub>	Output LOW Voltage (Note 9)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1210		-885	-1145		-820	-1085		-760	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1935		-1610	-1870		-1545	-1810		-1485	mV
$V_{BB}$	Output Voltage Reference	-1510	-1410	-1310	-1445	-1345	-1245	-1385	-1285	-1185	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10)	V <sub>EE</sub> ·	+ 2.0	0.0	V <sub>EE</sub> ·	+ 2.0	0.0	V <sub>EE</sub>	+ 2.0	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 8. 100EP DC CHARACTERISTICS, PECL  $V_{CC} = 3.3 \text{ V}$ ,  $V_{EE} = 0 \text{ V}$  (Note 11)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	35	46	55	37	48	57	40	49	60	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 12)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 12)	1305	1480	1605	1305	1480	1605	1305	1480	1605	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2075		2420	2075		2420	2075		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1305		1675	1305		1675	1305		1675	mV
V <sub>BB</sub>	Output Voltage Reference	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13)	2.0		3.3	2.0		3.3	2.0		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>8.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>.

<sup>9.</sup> All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

input signal.

<sup>11.</sup> Input and output parameters vary 1:1 with  $V_{CC}.\ V_{EE}$  can vary +0.3 V to –2.2 V.

<sup>12.</sup> All loading with 50  $\Omega$  to  $V_{CC}$  – 2.0 V.

<sup>13.</sup> V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 9. 100EP DC CHARACTERISTICS, PECL V<sub>CC</sub> = 5.0 V, V<sub>EE</sub> = 0 V (Note 14)

			–40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	35	46	55	37	48	57	40	49	60	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 15)	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
V <sub>OL</sub>	Output LOW Voltage (Note 15)	3005	3180	3305	3005	3180	3305	3005	3180	3305	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	3775		4120	3775		4120	3775		4120	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	3005		3375	3005		3375	3005		3375	mV
$V_{BB}$	Output Voltage Reference	3475	3575	3675	3475	3575	3675	3475	3575	3675	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 16)	2.0		5.0	2.0		5.0	2.0		5.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 10. 100EP DC CHARACTERISTICS, NECL  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -5.5 \text{ V}$  to -3.0 V (Note 17)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	35	46	55	37	48	57	40	49	60	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 18)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 18)	-1995	-1820	-1695	-1995	-1820	-1695	-1995	-1820	-1695	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1995		-1625	-1995		-1625	-1995		-1625	mV
V <sub>BB</sub>	Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 19)	V <sub>EE</sub> ·	+ 2.0	0.0	V <sub>EE</sub> .	+ 2.0	0.0	V <sub>EE</sub>	+ 2.0	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>14.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +2.0 V to –0.5 V.

<sup>15.</sup> All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

 $<sup>16.</sup> V_{IHCMR} \ \text{min varies 1:1 with $V_{EE}$, $V_{IHCMR}$ max varies 1:1 with $V_{CC}$. The $V_{IHCMR}$ range is referenced to the most positive side of the differential $V_{CC}$. The $V_{CC}$ is the sum of the content of the sum of the sum of the content of the sum of the content of the sum of the content of the sum of the sum of the sum of the content of the sum of$ input signal.

<sup>17.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>.

<sup>18.</sup> All loading with 50  $\Omega$  to  $V_{CC}$  – 2.0 V.

19.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential

Table 11. AC CHARACTERISTICS  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -3.0 \text{ V}$  to -5.5 V or  $V_{CC} = 3.0 \text{ V}$  to 5.5 V;  $V_{EE} = 0 \text{ V}$  (Note 20)


			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (See Figure 2 F <sub>max</sub> /JITTER)		> 3.0			> 3.0			> 3.0		GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to CLK Output Differential S R	300 275 300	380 380 400	450 475 500	350 300 325	420 400 420	500 500 525	400 350 375	470 450 470	550 550 575	ps
t <sub>S</sub>	Setup Time Hold Time	100 100	20 20		100 100	20 20		100 100	20 20		ps
t <sub>RR</sub> /t <sub>RR2</sub>	Set/Reset Recovery	150	80		150	80		150	80		ps
t <sub>PW</sub>	Minimum Pulse Width Set, Reset	500	300		500	300		500	300		ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter (See Figure 2 F <sub>max</sub> /JITTER)		.2	< 1		.2	< 1		.2	< 1	ps
$V_{PP}$	Input Voltage Swing (Note 21)	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q, Q (20% – 80%)	100	180	250	150	210	300	175	230	325	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

20. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

21. V<sub>PP</sub>(min) is the minimum input swing for which AC parameters are guaranteed.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.






Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC10EP29DTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC10EP29DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel
MC10EP29MNG	QFN-20 (Pb-Free)	92 Units / Rail
MC10EP29MNTXG	QFN-20 (Pb-Free)	3000 / Tape & Reel
MC100EP29DTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC100EP29DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel
MC100EP29MNG	QFN-20 (Pb-Free)	92 Units / Rail
MC100EP29MNTXG	QFN-20 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Resource Reference of Application Notes**

AN1405/D – ECL Clock Distribution Techniques
 AN1406/D – Designing with PECL (ECL at +5.0 V)
 AN1503/D – ECLinPS™ I/O SPICE Modeling Kit
 AN1504/D – Metastability and the ECLinPS Family
 AN1568/D – Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design


AND8002/D – Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

**DATE 13 FEB 2018** 





- DIMENSIONING AND TOLERANCING PER ASME
- THE PROPERTY OF THE PROPERTY O
- FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED PAD
  AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.80	1.00	
A1		0.05	
A3	0.20 REF		
b	0.20	0.30	
D	4.00 BSC		
D2	2.60	2.90	
E	4.00 BSC		
E2	2.60	2.90	
е	0.50 BSC		
K	0.20 REF		
L	0.35	0.45	
L1	0.00	0.15	

#### **GENERIC MARKING DIAGRAM\***



XXXXXX= Specific Device Code

= Assembly Location

= Wafer Lot LL = Year Υ


= Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

# 0.10 C A B DETAIL A 0.10 C A B $\oplus$ F2 20X b 0.10 | C | A | B Ф 0.05 C NOTE 3 **BOTTOM VIEW**

#### **SOLDERING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

QFN20, 4X4, 0.5P

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON03163D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

**DESCRIPTION:** 

**PAGE 1 OF 1** 

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


0.100 (0.004)


-T- SEATING



#### TSSOP-20 WB CASE 948E ISSUE D

**DATE 17 FEB 2016** 





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH OR GATE BURRS SHALL NOT
  EXCEED 0.15 (0.006) PER SIDE.


  4. DIMENSION B DOES NOT INCLUDE
  INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION
  SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE
  DAMBAR PROTRUSION. ALLOWABLE
  DAMBAR PROTRUSION SHALL BE 0.08
  (0.003) TOTAL IN EXCESS OF THE K
- (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
Ĺ	6.40 BSC		0.252	BSC
M	0°	8°	0°	8°

#### **GENERIC SOLDERING FOOTPRINT MARKING DIAGRAM\***

**DETAIL E** 



	<u> </u>		
	XXXX		
	XXXX		
	ALYW <b>•</b>		
	0 •		
<u> </u>			

= Assembly Location

= Wafer Lot = Year

= Work Week

= Pb-Free Package (Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthnotized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com **TECHNICAL SUPPORT** 

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

For additional information, please contact your local Sales Representative