

# gDDR3 SDRAM Graphics Addendum

# MT41J256M16 - 32 Meg x 16 x 8 Banks

# **Features**

- V<sub>DD</sub> = V<sub>DDQ</sub> = +1.5V (1.425–1.575V)
  V<sub>DD</sub> = V<sub>DDQ</sub> = +1.35V (1.283–1.45V) capable at down clocked speeds
- Differential bidirectional data strobe
- 8*n*-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS READ latency (CL)
- Posted CAS additive latency (AL): 0, CL 1, CL 2
- Programmable CAS WRITE latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode
- $T_C$  of 0°C to 115°C
  - 64ms, 8192 cycle refresh at 0°C to 85°C
  - 32ms at 85°C to 115°C

# **Table 1: Key Timing Parameters**

- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration

# **Options**

Configuration	-
– 256 Meg x 16	256M16
• FBGA package (Pb-free) – x16	
– 96-ball (7.5mm x 13.5mm)	LY
• Timing – cycle time	
-1.0ns @ CL = 14 (gDDR3-2000)	-091G
<ul> <li>Operating temperature</li> </ul>	
– Commercial (0°C $\leq$ T <sub>C</sub> $\leq$ 115°C)	None
Revision	:N

Marking

Note: 1. For complete device functionality and specifications, refer to the standard 4Gb DDR3 SDRAM data sheet found at www.micron.com. The information in this data sheet supersedes the standard data sheet.

Speed Grade	Data Rate (MT/s)	Target <sup>t</sup> RCD- <sup>t</sup> RP-CL	<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
	2200 <sup>1</sup>	15-15-15	13.65	13.65	13.65
-091G	2000 <sup>2</sup>	14-14-14	14	14	14
-0910	1800 <sup>2</sup>	13-13-13	14.3	14.3	14.3
	1600 <sup>2</sup>	11-11-11	13.75	13.75	13.75

1. Requires  $V_{DD} = V_{DDQ} = +1.5V_{NOM}$ Notes:

2.  $V_{DD} = V_{DDO} = +1.35V_{NOM}$  capable

#### **Table 2: Addressing**

Parameter	256 Meg x 16
Configuration	32 Meg x 16 x 8 banks
Refresh count	8K
Row addressing	32K (A[14:0])
Bank addressing	8 (BA[2:0])
Column addressing	1K (A[9:0])



#### **Table 3: Part Number Cross Reference**

Micron Part Number	FBGA Code
MT41J256M16LY-091G:N	D9SMP


# **FBGA Part Marking Decoder**

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.



# **Ball Assignments**

#### Figure 1: 96-Ball FBGA – x16 (Top View)






- 1. Ball descriptions are listed in the main 4Gb DDR3 data sheet.
  - 2. A comma separates the configuration; a slash defines a selectable function. Example D7 = NF, NF/TDQS# is selectable between NF or TDQS# via MRS.



# **Package Dimensions**

### Figure 2: 96-Ball FBGA - x16 (LY)



Note: 1. All dimensions are in millimeters.



# **Electrical Specifications**

### **Table 4: DC Electrical Characteristics and Operating Conditions**

#### All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Nom	Мах	Unit	Notes
Supply voltage	V <sub>DD</sub>	1.425	1.5	1.575	V	1, 2, 3
I/O supply voltage	V <sub>DDQ</sub>	1.425	1.5	1.575	V	1, 2, 3
Supply voltage	V <sub>DD</sub>	1.283	1.35	1.45	V	1, 2, 4
I/O supply voltage	V <sub>DDQ</sub>	1.283	1.35	1.45	V	1, 2, 4

Notes: 1.  $V_{DD}$  and  $V_{DDQ}$  must track one another.  $V_{DDQ}$  must be  $\leq V_{DD}$ .  $V_{SS} = V_{SSQ}$ .

- 2.  $V_{DD}$  and  $V_{DDQ}$  may include AC noise of ±50mV (250 kHz to 20 MHz) in addition to the DC (0 Hz to 250 kHz) specifications.  $V_{DD}$  and  $V_{DDQ}$  must be at same level for valid AC timing parameters.
- 3. Valid with all speed bins.
- 4. Not for use with -093 speed bin.

#### Table 5: Input/Output Capacitance

Note 1 applies to the entire table

Capacitance		gDDR	3-1600	gDDR	3-1800	gDDR	3-2000	gDDR	3-2200		Note
Parameters	Symbol	Min	Max	Min	Мах	Min	Max	Min	Max	Unit	s
CK and CK#	С <sub>СК</sub>	0.8	1.4	0.8	1.3	0.8	1.3	0.8	1.3	pF	
ΔC: CK to CK#	C <sub>DCK</sub>	0	0.15	0	0.15	0	0.15	0	0.15	pF	
Single-end I/O: DQ, DM	C <sub>IO</sub>	1.5	2.3	1.5	2.2	1.5	2.1	1.5	2.1	pF	2
Differential I/O: DQS, DQS#, TDQS, TDQS#	C <sub>IO</sub>	1.5	2.3	1.5	2.2	1.5	2.1	1.5	2.1	pF	3
ΔC: DQS to DQS#, TDQS, TDQS#	C <sub>DDQS</sub>	0	0.15	0	0.15	0	0.15	0	0.15	pF	3
ΔC: DQ to DQS	C <sub>DIO</sub>	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	4
Inputs (CTRL, CMD, ADDR)	CI	0.75	1.3	0.75	1.2	0.75	1.2	0.75	1.2	pF	5
ΔC: CTRL to CK	C <sub>DI_CTRL</sub>	-0.4	0.2	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	6
ΔC: CMD_ADDR to CK	C <sub>DI_CMD_AD</sub> DR	-0.4	0.4	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	7
ZQ pin capacitance	Czo	-	3.0	_	3.0	_	3.0	-	3.0	pF	
Reset pin capacitance	C <sub>RE</sub>	Ι	3.0	-	3.0	-	3.0	-	3.0	pF	

Notes: 1.  $V_{DD} = +1.5V \pm 0.075 \text{mV}$ ,  $V_{DDQ} = V_{DD}$ ,  $V_{REF} = V_{SS}$ , f = 100 MHz,  $T_C = 25^{\circ}\text{C}$ .  $V_{OUT(DC)} = 0.5 \times V_{DDO}$ ,  $V_{OUT} = 0.1V$  (peak-to-peak).

- 2. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 3. Includes TDQS, TDQS#. C<sub>DDQS</sub> is for DQS vs. DQS# and TDQS vs. TDQS# separately.
- 4.  $C_{DIO} = C_{IO(DQ)} 0.5 \times (C_{IO(DQS)} + C_{IO(DQS\#)}).$
- 5. Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR = A[*n*:0], BA[2:0].
- 6.  $C_{DI\_CTRL} = C_{I(CTRL)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)}).$
- 7.  $C_{DI\_CMD\_ADDR} = C_{I(CMD\_ADDR)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)}).$



# **Electrical Characteristics – I<sub>DD</sub> Specifications**

 $I_{\rm DD}$  values are for full operating range of voltage and temperature unless otherwise noted.

#### Table 6: I<sub>DD</sub> Maximum Limits - Die Rev. N

Speed Bin						
I <sub>DD</sub>	gDDR3-1600	gDDR3-1800	gDDR3-2000	gDDR3-2200	Units	Notes
I <sub>DD0</sub>	66	73	82	82	mA	1, 2
I <sub>DD1</sub>	87	91	96	96	mA	1, 2
I <sub>DD2P0</sub> (slow)	18	18	18	18	mA	1, 2
I <sub>DD2P1</sub> (fast)	32	35	43	43	mA	1, 2
I <sub>DD2Q</sub>	32	30	37	37	mA	1, 2
I <sub>DD2N</sub>	32	35	37	37	mA	1, 2
I <sub>DD2NT</sub>	42	45	49	49	mA	1, 2
I <sub>DD3P</sub>	38	41	44	44	mA	1, 2
I <sub>DD3N</sub>	47	49	52	52	mA	1, 2
I <sub>DD4R</sub>	235	252	285	285	mA	1, 2
I <sub>DD4W</sub>	171	190	200	200	mA	1, 2
I <sub>DD5B</sub>	235	242	250	250	mA	1, 2
I <sub>DD6</sub>	20	20	20	20	mA	1, 2, 3
I <sub>DD6ET</sub>	25	25	25	25	mA	2, 4
I <sub>DD7</sub>	243	274	305	305	mA	1, 2
I <sub>DD8</sub>	I <sub>DD2P0</sub> + 2mA	mA	1, 2			

Notes: 1.  $T_C = 85^{\circ}C$ ; SRT and ASR are disabled.

- 2. Enabling ASR could increase  $I_{DDx}$  by up to an additional 2mA.
- 3. Restricted to  $T_C$  (MAX) = 85°C.
- 4. T<sub>C</sub> = 85°C; ASR and ODT are disabled; SRT is enabled.
- 5. The I<sub>DD</sub> values must be derated (increased) on IT-option devices when operated outside of the range  $0^{\circ}C \le T_C \le 85^{\circ}C$ :
  - When  $T_C < 0^{\circ}$ C:  $I_{DD2P}$  and  $I_{DD3P}$  must be derated by 4%;  $I_{DD4R}$  and  $I_{DD5W}$  must be derated by 2%; and  $I_{DD6}$  and  $I_{DD7}$  must be derated by 7%.
  - When T<sub>C</sub> > 85°C: I<sub>DD0</sub>, I<sub>DD1</sub>, I<sub>DD2N</sub>, I<sub>DD2NT</sub>, I<sub>DD2Q</sub>, I<sub>DD3N</sub>, I<sub>DD3P</sub>, I<sub>DD4R</sub>, I<sub>DD4W</sub>, and I<sub>DD5W</sub> must be derated by 2%; I<sub>DD2Px</sub> must be derated by 30%.



# **Speed Bin Tables**

#### Table 7: gDDR3-1600 Speed Bins

gDDR3-1600 Speed Bin		-12	25G			
CL- <sup>t</sup> RCD- <sup>t</sup> RP			11-1	1-11	_	
Parameter		Symbol	Min	Мах	Unit	Notes
ACTIVATE to internal READ	or WRITE delay time	<sup>t</sup> RCD	13.75	_	ns	
PRECHARGE command peric	od	<sup>t</sup> RP	13.75	-	ns	
ACTIVATE-to-ACTIVATE or R	EFRESH command period	<sup>t</sup> RC	48.75	-	ns	
ACTIVATE-to-PRECHARGE co	ommand period	<sup>t</sup> RAS	35	9 x <sup>t</sup> REF	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	2
	CWL = 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 7	CWL = 5	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 8	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 9	CWL = 5, 6	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 10	CWL = 5, 6	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 11 CWL = 5, 6, 7		<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CWL = 8		<sup>t</sup> CK (AVG)	1.25	<1.5	ns	2
Supported CL settings		-	5, 6, 7, 8,	, 9, 10, 11	СК	
Supported CWL settings			5, 6,	, 7, 8	СК	

Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.

2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.

3. Reserved settings are not allowed.



#### Table 8: gDDR3-1800 Speed Bins

gDDR3-1800 Speed Bin	gDDR3-1800 Speed Bin			)7G		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			13-1	3-13	-	
Parameter		Symbol	Min	Мах	Unit	Notes
ACTIVATE to internal READ	or WRITE delay time	<sup>t</sup> RCD	14.3	-	ns	
PRECHARGE command peri	od	tRP	14.3	-	ns	
ACTIVATE-to-ACTIVATE or F	REFRESH command period	<sup>t</sup> RC	48.91	-	ns	
ACTIVATE-to-PRECHARGE c	ommand period	<sup>t</sup> RAS	35	9 x <sup>t</sup> REFI	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 8	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
CL = 10	CWL = 5, 6, 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL - 12	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Rese	erved	ns	3
CL = 13 CWL = 5, 6, 7, 8		<sup>t</sup> CK (AVG)	Rese	erved	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	1.1	<1.25	ns	2
Supported CL settings			5, 6, 7, 8, 9	, 10, 11, 13	СК	
Supported CWL settings			5, 6,	7, 8, 9	СК	

Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.

2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.

3. Reserved settings are not allowed.



#### Table 9: gDDR3-2000 Speed Bins

gDDR3-2000 Speed Bir	gDDR3-2000 Speed Bin			93G		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			14-	14-14		
Parameter		Symbol	Min	Max	Unit	Notes
ACTIVATE to internal REA	AD or WRITE delay time	<sup>t</sup> RCD	14	_	ns	
PRECHARGE command p	eriod	<sup>t</sup> RP	14	_	ns	
ACTIVATE-to-ACTIVATE o	or REFRESH command period	<sup>t</sup> RC	50	_	ns	
ACTIVATE-to-PRECHARG	E command period	<sup>t</sup> RAS	36	9 x <sup>t</sup> REFI	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	2.5	3.3	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 8	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
CL = 10	CWL = 5, 6, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL - 12	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 13	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 9		1.1	<1.25	ns	2
CL = 14 CWL = 5, 6, 7, 8, 9		<sup>t</sup> CK (AVG)	1	<1.1	ns	2
	CWL = 10					
Supported CL settings			5, 6, 7, 8, 9,	10, 11, 13, 14	СК	
Supported CWL settings			5, 6, 7	, 8, 9, 10	СК	

Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.

- 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
- 3. Reserved settings are not allowed.



#### Table 10: gDDR3-2200 Speed Bins

gDDR3-2200 Speed Bin			-0	91G		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			15-	15-15		
Parameter		Symbol	Min	Max	Unit	Notes
ACTIVATE to internal REAI	D or WRITE delay time	tRCD	13.65	_	ns	
PRECHARGE command per	PRECHARGE command period		13.65	_	ns	
ACTIVATE-to-ACTIVATE or	REFRESH command period	<sup>t</sup> RC	46.13	-	ns	
ACTIVATE-to-PRECHARGE	command period	<sup>t</sup> RAS	33	9 x <sup>t</sup> REFI	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 8	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 10	CWL = 5, 6, 9	<sup>t</sup> CK (AVG)	Res	Reserved		3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL - 12	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Res	erved	ns	3
CL = 13	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Res	erved	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	1.1	<1.25	ns	2
CL = 14	CWL = 5, 6, 7, 8, 9	<sup>t</sup> CK (AVG)	1	<1.1	ns	2
	CWL = 10	1				
CL=15	CWL = 5, 6, 7, 8, 9, 10	<sup>t</sup> CK (AVG)	.091	<1	ns	2
	CWL = 11	1				
Supported CL settings				10, 11, 13, 14, 15	СК	
Supported CWL settings			5, 6, 7, 8	3, 9, 10, 11	СК	

Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.

- 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
- 3. Reserved settings are not allowed.



# **Electrical Characteristics and AC Operating Conditions**

# Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions

			gDDR	3-2000	gDDR:	3-2200		
Parameter		Symbol	Min	Max	Min	Мах	Unit	Notes
	Clo	ck Timing						
Clock period average:	$T_{C} = 0^{\circ}C$ to $85^{\circ}C$	<sup>t</sup> CK (DLL_DIS)	8	7800	8	7800	ns	9, 42
DLL disable mode	T <sub>C</sub> = >85°C to 115°C		8	3900	8	3900	ns	42
Clock period average: DL	L enable mode	<sup>t</sup> CK (AVG)	See corre	esponding t	speed bin CK	table for	ns	10, 11
				range a	allowed			
High pulse width average	е	<sup>t</sup> CH (AVG)	0.47	0.53	0.47	0.53	СК	12
Low pulse width average		<sup>t</sup> CL (AVG)	0.47	0.53	0.47	0.53	СК	12
Clock period jitter	DLL locked	<sup>t</sup> JIT <sub>PER</sub>	-60	60	-60	60	ps	13
	DLL locking	<sup>t</sup> JIT <sub>PER</sub> , lck	-50	50	-50	50	ps	13
Clock absolute period		<sup>t</sup> CK (ABS)		CK (AVG) CK (AVG)			ps	
Clock absolute high pulse	e width	<sup>t</sup> CH (ABS)	0.43	-	0.43	-	<sup>t</sup> CK (AVG)	14
Clock absolute low pulse	width	<sup>t</sup> CL (ABS)	0.43	-	0.43	-	<sup>t</sup> CK (AVG)	15
Cycle-to-cycle jitter	DLL locked	<sup>t</sup> JIT <sub>CC</sub>	120		120		ps	16
	DLL locking	<sup>t</sup> JIT <sub>CC</sub> ,lck	1	00	1(	00	ps	16
Cumulative error across	2 cycles	<sup>t</sup> ERR2 <sub>PER</sub>	-88	88	-88	88	ps	17
	3 cycles	<sup>t</sup> ERR3 <sub>PER</sub>	-105	105	-105	105	ps	17
	4 cycles	<sup>t</sup> ERR4 <sub>PER</sub>	-117	117	–117	117	ps	17
	5 cycles	<sup>t</sup> ERR5 <sub>PER</sub>	-126	126	-126	126	ps	17
	6 cycles	<sup>t</sup> ERR6 <sub>PER</sub>	-133	133	-133	133	ps	17
	7 cycles	<sup>t</sup> ERR7 <sub>PER</sub>	-139	139	-139	139	ps	17
	8 cycles	<sup>t</sup> ERR8 <sub>PER</sub>	-145	145	-145	145	ps	17
	9 cycles	<sup>t</sup> ERR9 <sub>PER</sub>	-150	150	-150	150	ps	17
	10 cycles	<sup>t</sup> ERR10 <sub>PER</sub>	-154	154	-154	154	ps	17
	11 cycles	<sup>t</sup> ERR11 <sub>PER</sub>	-158	158	-158	158	ps	17
	12 cycles	<sup>t</sup> ERR12 <sub>PER</sub>	-161	161	-161	161	ps	17
	<i>n</i> = 13, 1449, 50 cycles	<sup>t</sup> ERR <i>n</i> per	<sup>t</sup> ERR <i>n</i> <sub>PER</sub>	MIN = (1 -	+ 0.68in[ <i>n</i> ] IN	) × <sup>t</sup> JIT <sub>PER</sub>	ps	17
		put Timing			MAX			
Data cotup timo to DOS	1							10 10
Data setup time to DQS, DQS#	Base (specification)	(AC175)	_	-	_	_	ps	18, 19
	V <sub>REF</sub> @ 1 V/ns		-	-	-	—	ps	19, 20



			gDDR	3-2000	gDDR	3-2200		
Parameter		Symbol	Min	Мах	Min	Max	Unit	Notes
Data setup time to DQS,	Base (specification)	<sup>t</sup> DS	-	_	10	-	ps	18, 19
DQS#	V <sub>REF</sub> @ 1 V/ns	(AC150)	-	_	160	-	ps	19, 20
Data setup time to DQS, DQS#	Base (specification)@ 2 V/ns	<sup>t</sup> DS (AC135)	68	-	_	-	ps	19, 20
	V <sub>REF</sub> @ 2 V/ns		135	-	_	-		19, 20
Data hold time from	Base (specification)	<sup>t</sup> DH	70	-	70	-	ps	18, 19
DQS, DQS#	V <sub>REF</sub> @ 1 V/ns	(DC100)	120	-	120	-	ps	19, 20
Minimum data pulse wid	th	<sup>t</sup> DIPW	320	_	320	-	ps	41
	DQ Ou	tput Timing				•		
DQS, DQS# to DQ skew, p	per access	<sup>t</sup> DQSQ	-	85	_	85	ps	
DQ output hold time from	m DQS, DQS#	<sup>t</sup> QH	0.38	-	0.38	-	<sup>t</sup> CK (AVG)	21
DQ Low-Z time from CK,	CK#	<sup>t</sup> LZ (DQ)	-390	195	-390	195	ps	22, 23
DQ High-Z time from CK,	CK#	<sup>t</sup> HZ (DQ)	-	195	_	195	ps	22, 23
	DQ Strob	e Input Timin	g			•		
DQS, DQS# rising to CK, (	CK# rising	<sup>t</sup> DQSS	-0.27	0.27	-0.27	0.27	СК	25
DQS, DQS# differential ir	put low pulse width	<sup>t</sup> DQSL	0.45	0.55	0.45	0.55	СК	
DQS, DQS# differential ir	put high pulse width	<sup>t</sup> DQSH	0.45	0.55	0.45	0.55	СК	
DQS, DQS# falling setup	to CK, CK# rising	<sup>t</sup> DSS	0.18	_	0.18	-	СК	25
DQS, DQS# falling hold f	rom CK, CK# rising	<sup>t</sup> DSH	0.18	_	0.18	-	СК	25
DQS, DQS# differential W	/RITE preamble	tWPRE	0.9	_	0.9	-	СК	
DQS, DQS# differential W	/RITE postamble	tWPST	0.3	-	0.3	-	СК	
	DQ Strobe	Output Timi	ng			•		
DQS, DQS# rising to/from	rising CK, CK#	<sup>t</sup> DQSCK	–195	195	-195	195	ps	23
DQS, DQS# rising to/from DLL is disabled	rising CK, CK# when	<sup>t</sup> DQSCK (DLL_DIS)	1	10	1	10	ns	26
DQS, DQS# differential o	utput high time	<sup>t</sup> QSH	0.40	-	0.40	-	СК	21
DQS, DQS# differential o	utput low time	<sup>t</sup> QSL	0.40	-	0.40	-	СК	21
DQS, DQS# Low-Z time (F	RL - 1)	<sup>t</sup> LZ (DQS)	-390	195	-391	195	ps	22, 23
DQS, DQS# High-Z time (	RL + BL/2)	<sup>t</sup> HZ (DQS)	-	195	_	195	ps	22, 23
DQS, DQS# differential R	EAD preamble	<sup>t</sup> RPRE	0.9	Note 24	0.9	Note 24	СК	23, 24
DQS, DQS# differential R	EAD postamble	<sup>t</sup> RPST	0.3	Note 27	0.3	Note 27	СК	23, 27
	Command ar	nd Address Ti	ming			·		
DLL locking time		<sup>t</sup> DLLK	512	-	512	-	СК	28
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS	-	_	45	-	ps	29, 30
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC175)	_	_	220	_	ps	20, 30



_			gDDR3	3-2000	gDDR3-2200			
Parameter		Symbol	Min	Мах	Min	Мах	Unit	Notes
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS	-	-	170	-	ps	29, 30
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC150)	-	-	320	-	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS	65	-	-	-	ps	
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC135)	200	-	-	-	ps	
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS	150	_	_	-	ps	
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC125)	275	_	_	-	ps	
CTRL, CMD, ADDR hold	Base (specification)	tIH	100	_	120	-	ps	29, 30
from CK,CK#	V <sub>REF</sub> @ 1 V/ns	(DC100)	200	_	220	-	ps	20, 30
Minimum CTRL, CMD, AD	DR pulse width	tIPW	620	_	560	-	ps	41
ACTIVATE to internal READ or WRITE delay		<sup>t</sup> RCD	See corre	sponding <sup>t</sup> R	speed bin CD	table for	ns	31
PRECHARGE command p	eriod	<sup>t</sup> RP	See corre	sponding <sup>t</sup> F	-	table for	ns	31
ACTIVATE-to-PRECHARGI	E command period	<sup>t</sup> RAS	See corre	sponding <sup>t</sup> R.	-	table for	ns	31, 32
ACTIVATE-to-ACTIVATE command period		<sup>t</sup> RC	See corre	ns	31			
ACTIVATE-to-ACTIVATE minimum command perio	od	<sup>t</sup> RRD		reater of r 7.5ns	-	reater of or 6ns	СК	31
Four ACTIVATE windows		<sup>t</sup> FAW	35	-	35	-	ns	31
Write recovery time		tWR	15	N/A	15	N/A	ns	31, 32, 33,34
Delay from start of intern to internal READ comma		tWTR	MIN = greater of 4CK or 7.5ns; MAX =			СК	31, 34	
READ-to-PRECHARGE tim	ne	<sup>t</sup> RTP	MIN = gr	eater of 4 N	CK or 7.5r /A	ns; MAX =	СК	31, 32
CAS#-to-CAS# command	delay	<sup>t</sup> CCD	N	1IN = 4CK;	MAX = N	/Α	СК	
Auto precharge write rec time	covery + precharge	<sup>t</sup> DAL	DAL MIN = WR + <sup>t</sup> RP/ <sup>t</sup> CK (AVG); MAX = N/A		СК			
MODE REGISTER SET com	mand cycle time	<sup>t</sup> MRD	N	1IN = 4CK;	MAX = N	/Α	СК	
MODE REGISTER SET command update delay		tMOD	MIN = gre	ns; MAX =	СК			
MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit		<sup>t</sup> MPRR	N/A MIN = 1CK; MAX = N/A				СК	
	Calibra	ation Timing						
ZQCL command: Long calibration time	POWER-UP and RE- SET operation	<sup>t</sup> ZQ <sub>INIT</sub>	512	_	512	-	CK	
			1					1



			gDDR3	3-2000	gDDR3	8-2200		
Parameter		Symbol	Min	Мах	Min	Max	Unit	Notes
ZQCS command: Short o	alibration time	<sup>t</sup> ZQCS	64	_	64	_	СК	
	Initialization	and Reset Ti	ming	<u>I</u>				
Exit reset from CKE HIG	H to a valid command	<sup>t</sup> XPR	MIN = greater of 5CK or <sup>t</sup> RFC + 10ns; MAX = N/A				СК	
Begin power supply ran stable	np to power supplies	<sup>t</sup> VDDPR	N	11N = N/A;	MAX = 20	0	ms	
RESET# LOW to power s	upplies stable	<sup>t</sup> RPS		MIN = 0; N	/IAX = 200		ms	
RESET# LOW to I/O and	R <sub>TT</sub> High-Z	<sup>t</sup> IOZ	Ν	MIN = N/A	MAX = 20	)	ns	35
	esh Timing							
REFRESH-to-ACTIVATE c command period	or REFRESH	<sup>t</sup> RFC	MI	N = 260; N	1AX = 70,2	200	ns	
Maximum refresh	T <sub>C</sub> ≤ 85°C	-		64 (	(1X)		ms	36
period	T <sub>C</sub> > 85°C	•	32 (2X)				ms	36
Maximum average	T <sub>C</sub> ≤ 85°C	tREFI	7.8 (64ms/8192)				μs	36
periodic refresh	odic refresh T <sub>C</sub> > 85°C			3.9 (32ms/8192)				36
	fresh Timing	ļ.						
Exit self refresh to comr locked DLL	nands not requiring a	<sup>t</sup> XS	MIN = gr		CK or <sup>t</sup> RF0 = N/A	C + 10ns;	СК	
Exit self refresh to comr locked DLL	nands requiring a	<sup>t</sup> XSDLL	MIN =	<sup>t</sup> DLLK (N	IIN); MAX	= N/A	СК	28
Minimum CKE low pulse entry to self refresh exit		<sup>t</sup> CKESR	$MIN = {}^{t}CKE (MIN) + CK; MAX = N/A$		СК			
Valid clocks after self re down entry	fresh entry or power-	<sup>t</sup> CKSRE	MIN = greater of 5CK or 10ns; MAX = N/A			s; MAX =	СК	
Valid clocks before self power-down exit, or res	•	<sup>t</sup> CKSRX	MIN = gr		CK or 10n /A	s; MAX =	СК	
	Power-I	Down Timing	1					
CKE MIN pulse width		<sup>t</sup> CKE (MIN)	Greater of 3CK or 5.625ns 5ns		СК			
Command pass disable delay		<sup>t</sup> CPDED	MIN = 2; MIN = 1; MAX = N/A MAX = N/A			СК		
Power-down entry to p	ower-down exit timing	<sup>t</sup> PD	MIN = t	CKE (MIN)	; MAX = 9	× <sup>t</sup> REFI	СК	
Begin power-down period prior to CKE regis- tered HIGH		<sup>t</sup> anpd	WL - 1CK			СК		
Power-down entry period: ODT either synchro- nous or asynchronous		PDE	Greater of <sup>t</sup> ANPD or <sup>t</sup> RFC - REFRESH command to CKE LOW time				СК	
	ower-down exit period: ODT either ynchronous or asynchronous			<sup>t</sup> ANPD + <sup>t</sup> XPDLL				
	Power-Down En	try Minimum	Timing					



			gDDR	3-2000	gDDR	3-2200		
Parameter		Symbol	Min	Max	Min	Мах	Unit	Notes
ACTIVATE command to p	oower-down entry	<sup>t</sup> ACTPDEN		MIN = 2		MIN = 1	СК	
PRECHARGE/PRECHARGE	ALL command to	<sup>t</sup> PRPDEN		MIN = 2		MIN = 1	СК	
power-down entry								
REFRESH command to pe	ower-down entry	<sup>t</sup> REFPDEN		MIN = 2		MIN = 1	СК	37
MRS command to power	r-down entry	<sup>t</sup> MRSPDEN		$MIN = {}^{t}M$	OD (MIN)		СК	
READ/READ with auto p power-down entry	recharge command to	<sup>t</sup> RDPDEN		MIN = R	L + 4 + 1		СК	
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	tWRPDEN	$MIN = WL + 4 + {}^{t}WR/{}^{t}CK (AVG)$				CK	
	BC4MRS	tWRPDEN	MIN	= WL + 2 +	<sup>t</sup> WR/ <sup>t</sup> CK	(AVG)	СК	
WRITE with auto pre- charge command to	BL8 (OTF, MRS) BC4OTF	tWRAPDEN	MIN = WL + 4 + WR + 1				СК	
power-down entry	BC4MRS	tWRAPDEN	MIN = WL + 2 + WR + 1				СК	
	Power-Do	wn Exit Timir						
DLL on, any valid comma mands not requiring loc		<sup>t</sup> XP	MIN = g	reater of 3 N	BCK or 6ns /A	s; MAX =	СК	
Precharge power-down mands requiring a locke	tXPDLL	MIN = gr	eater of 10 N	ns; MAX =	СК	28		
	OD	T Timing						
R <sub>TT</sub> synchronous turn-on	delay	ODTL on		CWL + A	4L - 2CK		СК	38
R <sub>TT</sub> synchronous turn-off	<sup>:</sup> delay	ODTL off		CWL + A	4L - 2CK		СК	40
R <sub>TT</sub> turn-on from ODTL o	on reference	<sup>t</sup> AON	-195	195	-195	195	ps	23, 38
R <sub>TT</sub> turn-off from ODTL of	off reference	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	СК	39, 40
Asynchronous R <sub>TT</sub> turn-o (power-down with DLL o	-	<sup>t</sup> AONPD		MIN = 2; I	MAX = 8.5		ns	38
Asynchronous R <sub>TT</sub> turn-o (power-down with DLL o	-	<sup>t</sup> AOFPD		MIN = 2; I	MAX = 8.5	;	ns	40
ODT HIGH time with WR	ITE command and BL8	ODTH8		MIN = 6; N	/AX = N/A	A	СК	
ODT HIGH time without with WRITE command a		ODTH4	MIN = 4; MAX = N/A				СК	
	Dynami	c ODT Timing						
R <sub>TT,nom</sub> -to-R <sub>TT(WR)</sub> change	e skew	ODTLcnw		WL -	2CK		СК	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change	ODTLcnw4	4CK + ODTLoff				СК		
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change	ODTLcnw8	6CK + ODTLoff			СК			
R <sub>TT</sub> dynamic change skew		<sup>t</sup> ADC	0.3	0.7	0.3	0.7	СК	39
	Write Le	veling Timing	j j					
First DQS, DQS# rising ed	lge	tWLMRD	40	-	40	_	СК	
DQS, DQS# delay		tWLDQSEN	25	_	25	_	СК	



			gDDR	3-2000	gDDR	3-2200		
Parameter		Symbol	Min	Мах	Min	Max	Unit	Notes
Write leveling setup from ing to rising DQS, DQS# of		tWLS	140	-	140	-	ps	
	Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing		140	-	140	-	ps	
Write leveling output de	Write leveling output delay		0	7.5	0	7.5	ns	
Write leveling output error		tWLOE	0	2	0	2	ns	
			gDDR	3-1600	gDDR	3-1800		
Parameter		Symbol	Min	Мах	Min	Max	Unit	Notes
Clo		ck Timing						
Clock period average:	$T_{\rm C} = 0^{\circ} \rm C$ to 85°C	<sup>t</sup> CK (DLL_DIS)	8	7800	8	7800	ns	9, 42
DLL disable mode	T <sub>C</sub> = >85°C to 115°C		8	3900	8	3900	ns	42
Clock period average: DL	L enable mode	<sup>t</sup> CK (AVG)	See corre		speed bin CK	table for	ns	10, 11
				range a	allowed			
High pulse width average	5	<sup>t</sup> CH (AVG)	0.47	0.53	0.47	0.53	СК	12
Low pulse width average		<sup>t</sup> CL (AVG)	0.47	0.53	0.47	0.53	СК	12
Clock period jitter	DLL locked	<sup>t</sup> JIT <sub>PER</sub>	-80	80	-70	70	ps	13
	DLL locking	<sup>t</sup> JIT <sub>PER</sub> ,Ick	-70	70	-60	60	ps	13
Clock absolute period		<sup>t</sup> CK (ABS)			MIN + <sup>t</sup> JIT MAX + <sup>t</sup> JIT		ps	
Clock absolute high pulse width		<sup>t</sup> CH (ABS)	0.43	_	0.43	-	<sup>t</sup> CK (AVG)	14
Clock absolute low pulse width		<sup>t</sup> CL (ABS)	0.43	_	0.43	-	<sup>t</sup> CK (AVG)	15
Cycle-to-cycle jitter	DLL locked	<sup>t</sup> JIT <sub>CC</sub>	10	50	140		ps	16
	DLL locking	<sup>t</sup> JIT <sub>CC</sub> ,lck	14	40	1.	20	ps	16



Notes	1_8	annly	to the	entire	table
notes	1-0	appiy	to the	entire	lable

Notes 1–0 apply to the en	neter		gDDR3	B-1600	gDDR	3-1800		
Parameter		Symbol	Min	Мах	Min	Мах	Unit	Notes
Cumulative error across	2 cycles	<sup>t</sup> ERR2 <sub>PER</sub>	-118	118	-103	103	ps	17
	3 cycles	<sup>t</sup> ERR3 <sub>PER</sub>	-140	140	-122	122	ps	17
	4 cycles	<sup>t</sup> ERR4 <sub>PER</sub>	-155	155	-136	136	ps	17
	5 cycles	<sup>t</sup> ERR5 <sub>PER</sub>	-168	168	-147	147	ps	17
	6 cycles	<sup>t</sup> ERR6 <sub>PER</sub>	-177	177	-155	155	ps	17
	7 cycles	<sup>t</sup> ERR7 <sub>PER</sub>	-186	186	-163	163	ps	17
	8 cycles	<sup>t</sup> ERR8 <sub>PER</sub>	–193	193	-169	169	ps	17
	9 cycles	<sup>t</sup> ERR9 <sub>PER</sub>	-200	200	-175	175	ps	17
	10 cycles	<sup>t</sup> ERR10 <sub>PER</sub>	-205	205	-180	180	ps	17
	11 cycles	<sup>t</sup> ERR11 <sub>PER</sub>	-210	210	-184	184	ps	17
	12 cycles	<sup>t</sup> ERR12 <sub>PER</sub>	-215	215	-188	188	ps	17
	<i>n</i> = 13, 1449, 50	<sup>t</sup> ERR <i>n</i> per	<sup>t</sup> ERR <i>n</i> <sub>PER</sub>		⊦ 0.68in[ <i>n</i> ]	$) \times {}^{t}JIT_{PER}$	ps	17
	cycles		trop.		IN (1 + 0.68)	- [ - 1)		
			'EKK/		(1 + 0.68i MAX	n[ <i>n</i> ]) ×		
	DO In	put Timing		J. PER				
Data setup time to DQS, Base (specificat		<sup>t</sup> DS	_	_	_	_	ps	18, 19
DQS#	V <sub>REF</sub> @ 1 V/ns	(AC175)	_	_	_	_	ps	19, 20
Data setup time to DQS,	Base (specification)	<sup>t</sup> DS	30	_	10	_	ps	18, 19
DQS#	V <sub>REF</sub> @ 1 V/ns	(AC150)	180	_	160	_	ps	19, 20
Data setup time to DQS,	Base (specification)@	<sup>t</sup> DS	_	_	_	_	ps	19, 20
DQS#	2 V/ns	(AC135)					-	
	V <sub>REF</sub> @ 2 V/ns		-	-	_	_		19, 20
Data hold time from	Base (specification)	<sup>t</sup> DH	65	-	45	_	ps	18, 19
DQS, DQS#	V <sub>REF</sub> @ 1 V/ns	(DC100)	165	-	145	_	ps	19, 20
Minimum data pulse wid	th	<sup>t</sup> DIPW	400	-	360	_	ps	41
	DQ Ou	tput Timing						
DQS, DQS# to DQ skew, p	per access	<sup>t</sup> DQSQ	-	125	_	100	ps	
DQ output hold time from	m DQS, DQS#	<sup>t</sup> QH	0.38	_	0.38	_	<sup>t</sup> CK (AVG)	21
DQ Low-Z time from CK,	CK#	<sup>t</sup> LZ (DQ)	-500	250	-450	225	ps	22, 23
DQ High-Z time from CK, CK#		<sup>t</sup> HZ (DQ)	-	250	-	225	ps	22, 23
	DQ Strob	e Input Timir	ng					
DQS, DQS# rising to CK, (	DQS, DQS# rising to CK, CK# rising		-0.25	0.25	-0.27	0.27	СК	25
DQS, DQS# differential ir	QQS, DQS# differential input low pulse width		0.45	0.55	0.45	0.55	СК	
DQS, DQS# differential ir	nput high pulse width	<sup>t</sup> DQSH	0.45	0.55	0.45	0.55	СК	
DQS, DQS# falling setup	to CK, CK# rising	<sup>t</sup> DSS	0.2	_	0.18	_	СК	25



			gDDR	3-1600	gDDR	3-1800		
Parameter		Symbol	Min	Max	Min	Мах	Unit	Notes
DQS, DQS# falling hold f	rom CK, CK# rising	<sup>t</sup> DSH	0.2	-	0.18	-	СК	25
DQS, DQS# differential V	VRITE preamble	tWPRE	0.9	-	0.9	-	СК	
DQS, DQS# differential V	VRITE postamble	tWPST	0.3	-	0.3	-	СК	
	DQ Strobe	output Timi	ng					
DQS, DQS# rising to/from	n rising CK, CK#	<sup>t</sup> DQSCK	-255	255	-225	225	ps	23
DQS, DQS# rising to/from	n rising CK, CK# when	<sup>t</sup> DQSCK	1	10	1	10	ns	26
DLL is disabled		(DLL_DIS)						
DQS, DQS# differential o	utput high time	<sup>t</sup> QSH	0.40	-	0.40	-	СК	21
DQS, DQS# differential o	utput low time	tQSL	0.40	-	0.40	-	СК	21
DQS, DQS# Low-Z time (F	RL - 1)	<sup>t</sup> LZ (DQS)	-500	250	-450	225	ps	22, 23
DQS, DQS# High-Z time (	RL + BL/2)	<sup>t</sup> HZ (DQS)	-	250	-	225	ps	22, 23
DQS, DQS# differential R	EAD preamble	tRPRE	0.9	Note 24	0.9	Note 24	СК	23, 24
DQS, DQS# differential R	EAD postamble	<sup>t</sup> RPST	0.3	Note 27	0.3	Note 27	СК	23, 27
	Command a	nd Address Ti	ming					
DLL locking time		<sup>t</sup> DLLK	512	-	512	-	СК	28
CTRL, CMD, ADDR	Base (specification)	tIS	65	-	45	-	ps	29, 30
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC175)	240	_	220	_	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	tIS	190	_	170	_	ps	29, 30
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC150)	340	_	320	_	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	tIS	-	-	-	-	ps	
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC135)	_	_	-	-	ps	
CTRL, CMD, ADDR	Base (specification)	tIS	-	_	-	-	ps	
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	(AC125)	_	_	-	-	ps	
CTRL, CMD, ADDR hold	Base (specification)	ЧН	140	_	120	-	ps	29, 30
from CK,CK#	V <sub>REF</sub> @ 1 V/ns	(DC100)	240	_	220	-	ps	20, 30
Minimum CTRL, CMD, AI	DDR pulse width	<sup>t</sup> IPW	620	_	560	_	ps	41
ACTIVATE to internal RE	AD or WRITE delay	<sup>t</sup> RCD	See corre	esponding <sup>t</sup> R(	-	table for	ns	31
PRECHARGE command p	eriod	<sup>t</sup> RP	See corre	esponding <sup>t</sup> R		table for	ns	31
ACTIVATE-to-PRECHARGE command period		<sup>t</sup> RAS	See corre	esponding <sup>t</sup> R/		table for	ns	31, 32
ACTIVATE-to-ACTIVATE c	ommand period	<sup>t</sup> RC	See corre	esponding <sup>t</sup> R	-	table for	ns	31
ACTIVATE-to-ACTIVATE		<sup>t</sup> RRD	MIN = g	reater of	MIN = g	reater of	СК	31
minimum command peri	od		-	or 7.5ns	-	or 7.5ns		
Four ACTIVATE windows		<sup>t</sup> FAW	45	-	40	-	ns	31



gDDR3		3-1600	gDDR	3-1800				
Parameter		Symbol	Min	Мах	Min	Max	Unit	Notes
Write recovery time		<sup>t</sup> WR	15	N/A	15	N/A	ns	31, 32, 33
Delay from start of interr to internal READ comma		<sup>t</sup> WTR	MIN = gr	eater of 4 N	CK or 7.5n /A	s; MAX =	СК	31, 34
READ-to-PRECHARGE tim	<sup>t</sup> RTP	MIN = gr	eater of 4 N	CK or 7.5n /A	s; MAX =	СК	31, 32	
CAS#-to-CAS# command	<sup>t</sup> CCD	N	1IN = 4CK;	MAX = N/	Ά	СК		
Auto precharge write rec time	<sup>t</sup> DAL	MIN = WI	r + <sup>t</sup> rp/tck	( (AVG); M	AX = N/A	СК		
MODE REGISTER SET com	mand cycle time	<sup>t</sup> MRD	N	1IN = 4CK;	MAX = N/	A	СК	
MODE REGISTER SET com	<sup>t</sup> MOD	MIN = gro	eater of 12 N	2CK or 15r /A	ns; MAX =	СК		
MULTIPURPOSE REGISTER mode register set for mu	<sup>t</sup> MPRR	N	1IN = 1CK;	MAX = N/	A	СК		
	ation Timing							
ZQCL command: Long calibration time	POWER-UP and RE- SET operation	<sup>t</sup> ZQ <sub>INIT</sub>	512	-	512	-	СК	
	Normal operation	<sup>t</sup> ZQ <sub>OPER</sub>	256	-	256	-	СК	
ZQCS command: Short ca	libration time	tZQCS	64	-	64	-	СК	
	Initialization	and Reset Ti	ming					
Exit reset from CKE HIGH	to a valid command	<sup>t</sup> XPR	MIN = greater of 5CK or <sup>t</sup> RFC + 10ns; MAX = N/A			C + 10ns;	СК	
Begin power supply ramp stable	to power supplies	<sup>t</sup> VDDPR	MIN = N/A; MAX = 200			0	ms	
RESET# LOW to power su	pplies stable	<sup>t</sup> RPS	MIN = 0; MAX = 200				ms	
RESET# LOW to I/O and R	<sub>TT</sub> High-Z	<sup>t</sup> IOZ	1	MIN = N/A	; MAX = 2	0	ns	35
	Refre	esh Timing						
REFRESH-to-ACTIVATE or command period	REFRESH	<sup>t</sup> RFC	MI	N = 260; N	1AX = 70,2	200	ns	
Maximum refresh	T <sub>C</sub> ≤ 85°C	-		64 (	(1X)		ms	36
period	T <sub>C</sub> > 85°C			32	(2X)		ms	36
Maximum average	T <sub>C</sub> ≤ 85°C	tREFI		7.8 (64n	ns/8192)		μs	36
eriodic refresh T <sub>C</sub> > 85°C			3.9 (32ms/8192)				μs	36
	Self Re	fresh Timing						
Exit self refresh to comm locked DLL	Exit self refresh to commands not requiring a locked DLL			MIN = greater of 5CK or <sup>t</sup> RFC + 10ns; MAX = N/A			СК	
Exit self refresh to comm locked DLL	ands requiring a	<sup>t</sup> XSDLL	MIN =	= <sup>t</sup> DLLK (N	IIN); MAX	= N/A	СК	28



Notes 1–0 apply to the e			gDDR:	3-1600	gDDR3	-1800		
Parameter		Symbol	Min	Мах	Min	Мах	Unit	Notes
Minimum CKE low pulse entry to self refresh exit		<sup>t</sup> CKESR	MIN = <sup>t</sup>	CKE (MIN)	+ CK; MA	K = N/A	СК	
Valid clocks after self re down entry	fresh entry or power-	<sup>t</sup> CKSRE	MIN = gr		CK or 10ns /A	; MAX =	СК	
Valid clocks before self r power-down exit, or res		<sup>t</sup> CKSRX	MIN = greater of 5CK or 10ns; MAX = N/A				СК	
	Power-I	Down Timing						
CKE MIN pulse width		<sup>t</sup> CKE (MIN)		of 3CK or 25ns	Greater c 5r		СК	
Command pass disable o	delay	<sup>t</sup> CPDED			= 1; = N/A		СК	
Power-down entry to po	<sup>t</sup> PD	MIN = t	CKE (MIN)	; MAX = 9	× <sup>t</sup> REFI	СК		
Begin power-down perio tered HIGH	od prior to CKE regis-	<sup>t</sup> ANPD		WL -	1CK		СК	
Power-down entry peric nous or asynchronous	od: ODT either synchro-	PDE			or <sup>t</sup> RFC - R CKE LOW t		СК	
Power-down exit period: ODT either synchronous or asynchronous		PDX	<sup>t</sup> ANPD + <sup>t</sup> XPDLL			СК		
	Power-Down En	try Minimum	Timing					
ACTIVATE command to	power-down entry	<sup>t</sup> ACTPDEN		MIN	l = 1		СК	
PRECHARGE/PRECHARG power-down entry	E ALL command to	<sup>t</sup> PRPDEN	MIN = 1		СК			
REFRESH command to p	ower-down entry	<sup>t</sup> REFPDEN		MIN	l = 1		СК	37
MRS command to powe	r-down entry	<sup>t</sup> MRSPDEN		MIN = <sup>t</sup> M	OD (MIN)		СК	
READ/READ with auto p power-down entry	recharge command to	<sup>t</sup> RDPDEN		MIN = R	L + 4 + 1		СК	
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRPDEN	MIN :	= WL + 4 +	<sup>- t</sup> WR/ <sup>t</sup> CK (	AVG)	СК	
	BC4MRS	tWRPDEN	MIN :	= WL + 2 +	<sup>t</sup> WR/ <sup>t</sup> CK (	AVG)	СК	
WRITE with auto pre- charge command to	BL8 (OTF, MRS) BC4OTF	tWRAPDEN	N	11N = WL +	- 4 + WR +	1	СК	
power-down entry	BC4MRS	<sup>t</sup> WRAPDEN	N	11N = WL +	2 + WR +	1	СК	
	Power-Do	wn Exit Timiı	ng					
DLL on, any valid command, or DLL off to com- mands not requiring locked DLL		<sup>t</sup> XP	MIN = greater of 3CK or 6ns; MAX = N/A		MAX =	СК		
Precharge power-down mands requiring a locke		<sup>t</sup> XPDLL	MIN = gro		)CK or 24n /A	s; MAX =	СК	28
	OD'							
R <sub>TT</sub> synchronous turn-or	n delay	ODTL on		CWL + A	AL - 2CK		СК	38



Notes 1–8 apply to the entire table

		gDDR	3-1600	gDDR3	8-1800		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
R <sub>TT</sub> synchronous turn-off delay	ODTL off		CWL + A	AL - 2CK		СК	40
R <sub>TT</sub> turn-on from ODTL on reference	<sup>t</sup> AON	-250	250	-225	225	ps	23, 38
R <sub>TT</sub> turn-off from ODTL off reference	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	СК	39, 40
Asynchronous R <sub>TT</sub> turn-on delay (power-down with DLL off)	<sup>t</sup> AONPD		MIN = 2; I	MAX = 8.5		ns	38
Asynchronous R <sub>TT</sub> turn-off delay (power-down with DLL off)	<sup>t</sup> AOFPD		MIN = 2; I	MAX = 8.5		ns	40
ODT HIGH time with WRITE command and BL8	ODTH8		MIN = 6; N	/AX = N/A		СК	
ODT HIGH time without WRITE command or with WRITE command and BC4	ODTH4		MIN = 4; N	MAX = N/A		СК	
Dynami	c ODT Timing						
R <sub>TT,nom</sub> -to-R <sub>TT(WR)</sub> change skew	ODTLcnw		WL -	2CK		СК	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BC4	ODTLcnw4		4CK + 0	DDTLoff		CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BL8	ODTLcnw8		6CK + 0	DDTLoff		CK	
R <sub>TT</sub> dynamic change skew	<sup>t</sup> ADC	0.3	0.7	0.3	0.7	CK	39
Write Le	veling Timing	I					
First DQS, DQS# rising edge	tWLMRD	40	-	40	-	CK	
DQS, DQS# delay	<sup>t</sup> WLDQSEN	25	-	25	-	СК	
Write leveling setup from rising CK, CK# cross- ing to rising DQS, DQS# crossing	tWLS	195	-	165	-	ps	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	<sup>t</sup> WLH	195	-	165	-	ps	
Write leveling output delay	tWLO	0	9	0	7.5	ns	
Write leveling output error	tWLOE	0	2	0	2	ns	

Notes: 1. Parameters are applicable with  $0^{\circ}C \le T_C \le 115^{\circ}C$  and  $V_{DD}/V_{DDQ} = 1.5V \pm 0.075V$ .

2. All voltages are referenced to V<sub>SS</sub>.

- 3. Output timings are only valid for  $R_{ON34}$  output buffer selection.
- 4. The unit <sup>t</sup>CK (AVG) represents the actual <sup>t</sup>CK (AVG) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 900mV in the test environment, but input timing is still referenced to V<sub>REF</sub> (except <sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>DS, and <sup>t</sup>DH use the AC/DC trip points, and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub>.
- 6. All timings that use time-based values (ns, μs, ms) should use <sup>t</sup>CK (AVG) to determine the correct number of clocks (this table uses CK or <sup>t</sup>CK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.



# 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

- 7. Strobe or DQS diff refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
- This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is V<sub>DDQ</sub>/2 for single-ended signals and the crossing point for differential signals.
- 9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
- 10. The clock's <sup>t</sup>CK (AVG) is the average clock over any 200 consecutive clocks and <sup>t</sup>CK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of <sup>t</sup>CK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below <sup>t</sup>CK (AVG) MIN.
- 12. The clock's <sup>t</sup>CH (AVG) and <sup>t</sup>CL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 13. The period jitter (<sup>t</sup>JIT<sub>PER</sub>) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. <sup>t</sup>CH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. <sup>t</sup>CL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter <sup>t</sup>JIT<sub>CC</sub> is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error <sup>t</sup>ERR*n*PER, where *n* is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over *n* number of clock cycles.
- 18. <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values are for a single-ended 1 V/ns DQ slew rate and 2 V/ns differential DQS, DQS# slew rate.
- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to  $V_{REF}$  when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual <sup>t</sup>JIT<sub>PER</sub> (larger of <sup>t</sup>JIT<sub>PER</sub> (MIN) or <sup>t</sup>JIT<sub>PER</sub> (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting <sup>t</sup>ERR<sub>10PER</sub> (MAX): <sup>t</sup>DQSCK (MIN), <sup>t</sup>LZ(DQS) MIN, <sup>t</sup>LZ(DQ) MIN, and <sup>t</sup>AON (MIN). The following parameters are required to be derated by subtracting <sup>t</sup>ERR<sub>10PER</sub> (MAX), <sup>t</sup>LZ (DQS) MAX, <sup>t</sup>LZ (DQ) MAX, and <sup>t</sup>AON (MAX). The parameter <sup>t</sup>RPRE (MIN) is derated by subtracting <sup>t</sup>JIT<sub>PER</sub> (MAX), while <sup>t</sup>RPRE (MAX) is derated by subtracting <sup>t</sup>JIT<sub>PER</sub> (MIN).
- 24. The maximum preamble is bound by <sup>t</sup>LZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the



# 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

amount of clock jitter applied because these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.

- 26. The <sup>t</sup>DQSCK (DLL\_DIS) parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by <sup>t</sup>HZDQS (MAX).
- 28. Commands requiring a locked DLL are READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency <sup>t</sup>XPDLL, timing must be met.
- 29. <sup>t</sup>IS (base) and <sup>t</sup>IH (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
- 31. For these parameters, the DDR3 SDRAM device supports <sup>t</sup>*n*PARAM (*n*CK) = RU(<sup>t</sup>PARAM [ns]/<sup>t</sup>CK[AVG] [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support <sup>t</sup>*n*RP (*n*CK) = RU(<sup>t</sup>RP/<sup>t</sup>CK[AVG]) if all input clock jitter specifications are met. This means that for DDR3-800 6-6-6, of which <sup>t</sup>RP = 15ns, the device will support <sup>t</sup>*n*RP = RU(<sup>t</sup>RP/<sup>t</sup>CK[AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.
- 32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until <sup>t</sup>RAS (MIN) has been satisfied.
- 33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for <sup>t</sup>WR.
- 34. The start of the write recovery time is defined as follows:
  - For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL
  - For BC4 (OTF): Rising clock edge four clock cycles after WL
  - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
- 36. The refresh period is 64ms when T<sub>C</sub> is less than or equal to 85°C. This equates to an average refresh rate of 7.8125µs. However, nine REFRESH commands should be asserted at least once every 70.3µs. When T<sub>C</sub> is greater than 85°C, the refresh period is 32ms.
- 37. Although CKE is allowed to be registered LOW after a REFRESH command when <sup>t</sup>REFPDEN (MIN) is satisfied, there are cases where additional time such as <sup>t</sup>XPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on.
- 39. Half-clock output parameters must be derated by the actual <sup>t</sup>ERR<sub>10PER</sub> and <sup>t</sup>JIT<sub>DTY</sub> when input clock jitter is present. This results in each parameter becoming larger. The parameters <sup>t</sup>ADC (MIN) and <sup>t</sup>AOF (MIN) are each required to be derated by subtracting both <sup>t</sup>ERR<sub>10PER</sub> (MAX) and <sup>t</sup>JIT<sub>DTY</sub> (MAX). The parameters <sup>t</sup>ADC (MAX) and <sup>t</sup>AOF (MAX) are required to be derated by subtracting both <sup>t</sup>ERR<sub>10PER</sub> (MAX) and <sup>t</sup>JIT<sub>DTY</sub> (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z.
- Pulse width of an input signal is defined as the width between the first crossing of V<sub>REF(DC)</sub> and the consecutive crossing of V<sub>REF(DC)</sub>.
- 42. Should the clock rate be larger than <sup>t</sup>RFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by an AUTO PRECHARGE command.



# **Command and Address Setup, Hold, and Derating**

The total <sup>t</sup>IS (setup time) and <sup>t</sup>IH (hold time) required is calculated by adding the data sheet <sup>t</sup>IS (base) and <sup>t</sup>IH (base) values to the  $\Delta^{t}$ IS and  $\Delta^{t}$ IH derating values, respectively. Example: <sup>t</sup>IS (total setup time) = <sup>t</sup>IS (base) +  $\Delta^{t}$ IS. For a valid transition, the input signal has to remain above/below V<sub>IH(AC)</sub>/V<sub>IL(AC)</sub> for some time <sup>t</sup>VAC.

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH(AC)}/V_{IL(AC)}$ .

Setup (<sup>t</sup>IS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup (<sup>t</sup>IS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value.

Hold (<sup>I</sup>IH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold (<sup>I</sup>IH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to the  $V_{REF(DC)}$  level is used for derating value.

Symbol	gDDR3-1600	gDDR3-1800	gDDR3-2000	gDDR3-2200	Unit	Reference
<sup>t</sup> IS (base) AC175	65	45	_	-	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS (base) AC150	190	170	_	-	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS (base) AC135	-	-	65	65	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS (base) AC125	-	-	150	150	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IH (base) DC100	140	120	100	100	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>

Table 12: Command and Address Setup and Hold Values Referenced at 1 V/ns – AC/DC-Based



# Data Setup, Hold, and Derating

The total <sup>t</sup>DS (setup time) and <sup>t</sup>DH (hold time) required is calculated by adding the data sheet <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values to the  $\Delta^{t}DS$  and  $\Delta^{t}DH$  derating values, respectively. Example: <sup>t</sup>DS (total setup time) = <sup>t</sup>DS (base) +  $\Delta^{t}DS$ . For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time <sup>t</sup>VAC.

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$ ) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH}/V_{IL(AC)}$ .

Setup (<sup>t</sup>DS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup (<sup>t</sup>DS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value.

Hold (<sup>t</sup>DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold (<sup>t</sup>DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF(DC)}$  region is used for derating value.

Symbol	gDDR3-1600	gDDR3-1800	gDDR3-2000	gDDR3-2200	Unit	Reference
<sup>t</sup> DS (base) AC175	-	-	-	-	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> DS (base) AC150	30	10	-	-	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> DS (base) AC135	60	40	68	68	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> DH (base) DC100	65	45	70	70	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>

#### Table 13: Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000

www.micron.com/products/support Sales inquiries: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.