

# gDDR3 SDRAM Graphics Addendum

## MT41J256M16 – 32 Meg x 16 x 8 Banks

### Features

- $V_{DD} = V_{DDQ} = +1.5V$  (1.425–1.575V)
- $V_{DD} = V_{DDQ} = +1.35V$  (1.283–1.45V) capable at down clocked speeds
- Differential bidirectional data strobe
- 8n-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS READ latency (CL)
- Posted CAS additive latency (AL): 0, CL - 1, CL - 2
- Programmable CAS WRITE latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode
- $T_C$  of 0°C to 115°C
  - 64ms, 8192 cycle refresh at 0°C to 85°C
  - 32ms at 85°C to 115°C

- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration

### Options

- Configuration
  - 256 Meg x 16
- FBGA package (Pb-free) – x16
  - 96-ball (7.5mm x 13.5mm)
- Timing – cycle time
  - 1.0ns @ CL = 14 (gDDR3-2000)
- Operating temperature
  - Commercial (0°C ≤  $T_C$  ≤ 115°C)
- Revision
  - :N

### Marking

256M16  
LY  
-091G  
None  
:N

Note: 1. For complete device functionality and specifications, refer to the standard 4Gb DDR3 SDRAM data sheet found at [www.micron.com](http://www.micron.com). The information in this data sheet supersedes the standard data sheet.

**Table 1: Key Timing Parameters**

Speed Grade	Data Rate (MT/s)	Target <sup>t</sup> RCD- <sup>t</sup> RP-CL	<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
-091G	2200 <sup>1</sup>	15-15-15	13.65	13.65	13.65
	2000 <sup>2</sup>	14-14-14	14	14	14
	1800 <sup>2</sup>	13-13-13	14.3	14.3	14.3
	1600 <sup>2</sup>	11-11-11	13.75	13.75	13.75

- Notes: 1. Requires  $V_{DD} = V_{DDQ} = +1.5V_{NOM}$   
2.  $V_{DD} = V_{DDQ} = +1.35V_{NOM}$  capable

**Table 2: Addressing**

Parameter	256 Meg x 16
Configuration	32 Meg x 16 x 8 banks
Refresh count	8K
Row addressing	32K (A[14:0])
Bank addressing	8 (BA[2:0])
Column addressing	1K (A[9:0])



**Table 3: Part Number Cross Reference**


Micron Part Number	FBGA Code
MT41J256M16LY-091G:N	D9SMP

### FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at [www.micron.com/decoder](http://www.micron.com/decoder).

## Ball Assignments


Figure 1: 96-Ball FBGA – x16 (Top View)



- Notes:
- Ball descriptions are listed in the main 4Gb DDR3 data sheet.
  - A comma separates the configuration; a slash defines a selectable function.  
Example D7 = NF, NF/TDQS# is selectable between NF or TDQS# via MRS.

## Package Dimensions

**Figure 2: 96-Ball FBGA – x16 (LY)**



Note: 1. All dimensions are in millimeters.

## Electrical Specifications

**Table 4: DC Electrical Characteristics and Operating Conditions**

All voltages are referenced to  $V_{SS}$

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
Supply voltage	$V_{DD}$	1.425	1.5	1.575	V	1, 2, 3
I/O supply voltage	$V_{DDQ}$	1.425	1.5	1.575	V	1, 2, 3
Supply voltage	$V_{DD}$	1.283	1.35	1.45	V	1, 2, 4
I/O supply voltage	$V_{DDQ}$	1.283	1.35	1.45	V	1, 2, 4

- Notes:
- $V_{DD}$  and  $V_{DDQ}$  must track one another.  $V_{DDQ}$  must be  $\leq V_{DD}$ .  $V_{SS} = V_{SSQ}$ .
  - $V_{DD}$  and  $V_{DDQ}$  may include AC noise of  $\pm 50\text{mV}$  (250 kHz to 20 MHz) in addition to the DC (0 Hz to 250 kHz) specifications.  $V_{DD}$  and  $V_{DDQ}$  must be at same level for valid AC timing parameters.
  - Valid with all speed bins.
  - Not for use with -093 speed bin.

**Table 5: Input/Output Capacitance**

Note 1 applies to the entire table

Capacitance Parameters	Symbol	gDDR3-1600		gDDR3-1800		gDDR3-2000		gDDR3-2200		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
CK and CK#	$C_{CK}$	0.8	1.4	0.8	1.3	0.8	1.3	0.8	1.3	pF	
$\Delta C$ : CK to CK#	$C_{DCK}$	0	0.15	0	0.15	0	0.15	0	0.15	pF	
Single-end I/O: DQ, DM	$C_{IO}$	1.5	2.3	1.5	2.2	1.5	2.1	1.5	2.1	pF	2
Differential I/O: DQS, DQS#, TDQS, TDQS#	$C_{IO}$	1.5	2.3	1.5	2.2	1.5	2.1	1.5	2.1	pF	3
$\Delta C$ : DQS to DQS#, TDQS, TDQS#	$C_{DDQS}$	0	0.15	0	0.15	0	0.15	0	0.15	pF	3
$\Delta C$ : DQ to DQS	$C_{DIO}$	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	4
Inputs (CTRL, CMD, ADDR)	$C_I$	0.75	1.3	0.75	1.2	0.75	1.2	0.75	1.2	pF	5
$\Delta C$ : CTRL to CK	$C_{DI\_CTRL}$	-0.4	0.2	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	6
$\Delta C$ : CMD_ADDR to CK	$C_{DI\_CMD\_ADDR}$	-0.4	0.4	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	7
ZQ pin capacitance	$C_{ZO}$	-	3.0	-	3.0	-	3.0	-	3.0	pF	
Reset pin capacitance	$C_{RE}$	-	3.0	-	3.0	-	3.0	-	3.0	pF	

- Notes:
- $V_{DD} = +1.5\text{V} \pm 0.075\text{mV}$ ,  $V_{DDQ} = V_{DD}$ ,  $V_{REF} = V_{SS}$ ,  $f = 100\text{ MHz}$ ,  $T_C = 25^\circ\text{C}$ .  $V_{OUT(DC)} = 0.5 \times V_{DDQ}$ ,  $V_{OUT} = 0.1\text{V}$  (peak-to-peak).
  - DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
  - Includes TDQS, TDQS#.  $C_{DDQS}$  is for DQS vs. DQS# and TDQS vs. TDQS# separately.
  - $C_{DIO} = C_{IO(DQ)} - 0.5 \times (C_{IO(DQS)} + C_{IO(DQS\#)})$ .
  - Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR = A[n:0], BA[2:0].
  - $C_{DI\_CTRL} = C_{I(CTRL)} - 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)})$ .
  - $C_{DI\_CMD\_ADDR} = C_{I(CMD\_ADDR)} - 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)})$ .

## Electrical Characteristics – I<sub>DD</sub> Specifications

I<sub>DD</sub> values are for full operating range of voltage and temperature unless otherwise noted.

**Table 6: I<sub>DD</sub> Maximum Limits - Die Rev. N**

Speed Bin	gDDR3-1600	gDDR3-1800	gDDR3-2000	gDDR3-2200	Units	Notes
I <sub>DD0</sub>	66	73	82	82	mA	1, 2
I <sub>DD1</sub>	87	91	96	96	mA	1, 2
I <sub>DD2P0</sub> (slow)	18	18	18	18	mA	1, 2
I <sub>DD2P1</sub> (fast)	32	35	43	43	mA	1, 2
I <sub>DD2Q</sub>	32	30	37	37	mA	1, 2
I <sub>DD2N</sub>	32	35	37	37	mA	1, 2
I <sub>DD2NT</sub>	42	45	49	49	mA	1, 2
I <sub>DD3P</sub>	38	41	44	44	mA	1, 2
I <sub>DD3N</sub>	47	49	52	52	mA	1, 2
I <sub>DD4R</sub>	235	252	285	285	mA	1, 2
I <sub>DD4W</sub>	171	190	200	200	mA	1, 2
I <sub>DD5B</sub>	235	242	250	250	mA	1, 2
I <sub>DD6</sub>	20	20	20	20	mA	1, 2, 3
I <sub>DD6ET</sub>	25	25	25	25	mA	2, 4
I <sub>DD7</sub>	243	274	305	305	mA	1, 2
I <sub>DD8</sub>	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	mA	1, 2

- Notes:
1. T<sub>C</sub> = 85°C; SRT and ASR are disabled.
  2. Enabling ASR could increase I<sub>DDx</sub> by up to an additional 2mA.
  3. Restricted to T<sub>C</sub> (MAX) = 85°C.
  4. T<sub>C</sub> = 85°C; ASR and ODT are disabled; SRT is enabled.
  5. The I<sub>DD</sub> values must be derated (increased) on IT-option devices when operated outside of the range 0°C ≤ T<sub>C</sub> ≤ 85°C:
    - When T<sub>C</sub> < 0°C: I<sub>DD2P</sub> and I<sub>DD3P</sub> must be derated by 4%; I<sub>DD4R</sub> and I<sub>DD5W</sub> must be derated by 2%; and I<sub>DD6</sub> and I<sub>DD7</sub> must be derated by 7%.
    - When T<sub>C</sub> > 85°C: I<sub>DD0</sub>, I<sub>DD1</sub>, I<sub>DD2N</sub>, I<sub>DD2NT</sub>, I<sub>DD2Q</sub>, I<sub>DD3N</sub>, I<sub>DD3P</sub>, I<sub>DD4R</sub>, I<sub>DD4W</sub>, and I<sub>DD5W</sub> must be derated by 2%; I<sub>DD2Px</sub> must be derated by 30%.

## Speed Bin Tables

Table 7: gDDR3-1600 Speed Bins

gDDR3-1600 Speed Bin		-125G		Unit	Notes
CL- <sup>t</sup> RCD- <sup>t</sup> RP		11-11-11			
Parameter	Symbol	Min	Max		
ACTIVATE to internal READ or WRITE delay time	<sup>t</sup> RCD	13.75	–	ns	
PRECHARGE command period	<sup>t</sup> RP	13.75	–	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period	<sup>t</sup> RC	48.75	–	ns	
ACTIVATE-to-PRECHARGE command period	<sup>t</sup> RAS	35	9 x <sup>t</sup> REF	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0      3.3	ns	2
	CWL = 6, 7, 8	<sup>t</sup> CK (AVG)	Reserved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5      3.3	ns	2
	CWL = 6, 7, 8	<sup>t</sup> CK (AVG)	Reserved	ns	3
CL = 7	CWL = 5	<sup>t</sup> CK (AVG)	Reserved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875      <2.5	ns	2
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Reserved	ns	3
CL = 8	CWL = 5	<sup>t</sup> CK (AVG)	Reserved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875      <2.5	ns	2
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Reserved	ns	3
CL = 9	CWL = 5, 6	<sup>t</sup> CK (AVG)	Reserved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5      <1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Reserved	ns	3
CL = 10	CWL = 5, 6	<sup>t</sup> CK (AVG)	Reserved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5      <1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Reserved	ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Reserved	ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.25      <1.5	ns	2
Supported CL settings		5, 6, 7, 8, 9, 10, 11		CK	
Supported CWL settings		5, 6, 7, 8		CK	

- Notes:
1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  3. Reserved settings are not allowed.

**Table 8: gDDR3-1800 Speed Bins**

gDDR3-1800 Speed Bin		-107G		Unit	Notes	
CL- <sup>t</sup> RCD- <sup>t</sup> RP		13-13-13				
Parameter	Symbol	Min	Max			
ACTIVATE to internal READ or WRITE delay time	<sup>t</sup> RCD	14.3	–	ns		
PRECHARGE command period	<sup>t</sup> RP	14.3	–	ns		
ACTIVATE-to-ACTIVATE or REFRESH command period	<sup>t</sup> RC	48.91	–	ns		
ACTIVATE-to-PRECHARGE command period	<sup>t</sup> RAS	35	9 x <sup>t</sup> REFI	ns	1	
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 8	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
CL = 10	CWL = 5, 6, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 12	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 13	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	1.1	<1.25	ns	2
Supported CL settings		5, 6, 7, 8, 9, 10, 11, 13		CK		
Supported CWL settings		5, 6, 7, 8, 9		CK		

- Notes:
1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  3. Reserved settings are not allowed.



**Table 9: gDDR3-2000 Speed Bins**

gDDR3-2000 Speed Bin		-093G				
CL- <sup>t</sup> RCD- <sup>t</sup> RP		14-14-14				
Parameter	Symbol	Min	Max	Unit	Notes	
ACTIVATE to internal READ or WRITE delay time	<sup>t</sup> RCD	14	–	ns		
PRECHARGE command period	<sup>t</sup> RP	14	–	ns		
ACTIVATE-to-ACTIVATE or REFRESH command period	<sup>t</sup> RC	50	–	ns		
ACTIVATE-to-PRECHARGE command period	<sup>t</sup> RAS	36	9 x <sup>t</sup> REFI	ns	1	
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	2.5	3.3	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 8	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
CL = 10	CWL = 5, 6, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 12	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 13	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	1.1	<1.25	ns	2
CL = 14	CWL = 5, 6, 7, 8, 9	<sup>t</sup> CK (AVG)	1	<1.1	ns	2
	CWL = 10					
Supported CL settings		5, 6, 7, 8, 9, 10, 11, 13, 14		CK		
Supported CWL settings		5, 6, 7, 8, 9, 10		CK		

- Notes:
1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  3. Reserved settings are not allowed.

**Table 10: gDDR3-2200 Speed Bins**

gDDR3-2200 Speed Bin		-091G		Unit	Notes	
CL- <sup>t</sup> RCD- <sup>t</sup> RP		15-15-15				
Parameter	Symbol	Min	Max			
ACTIVATE to internal READ or WRITE delay time	<sup>t</sup> RCD	13.65	–	ns		
PRECHARGE command period	<sup>t</sup> RP	13.65	–	ns		
ACTIVATE-to-ACTIVATE or REFRESH command period	<sup>t</sup> RC	46.13	–	ns		
ACTIVATE-to-PRECHARGE command period	<sup>t</sup> RAS	33	9 x <sup>t</sup> REFI	ns	1	
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 8	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 10	CWL = 5, 6, 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 12	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Reserved		ns	3
CL = 13	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Reserved		ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	1.1	<1.25	ns	2
CL = 14	CWL = 5, 6, 7, 8, 9	<sup>t</sup> CK (AVG)	1	<1.1	ns	2
	CWL = 10					
CL=15	CWL = 5, 6, 7, 8, 9, 10	<sup>t</sup> CK (AVG)	.091	<1	ns	2
	CWL = 11					
Supported CL settings			5, 6, 7, 8, 9, 10, 11, 13, 14, 15		CK	
Supported CWL settings			5, 6, 7, 8, 9, 10, 11		CK	

- Notes:
1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  3. Reserved settings are not allowed.



## Electrical Characteristics and AC Operating Conditions

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions**

Notes 1–8 apply to the entire table

Parameter		Symbol	gDDR3-2000		gDDR3-2200		Unit	Notes
			Min	Max	Min	Max		
<b>Clock Timing</b>								
Clock period average: DLL disable mode	$T_C = 0^\circ\text{C to } 85^\circ\text{C}$	$t_{CK}(\text{DLL\_DIS})$	8	7800	8	7800	ns	9, 42
	$T_C = >85^\circ\text{C to } 115^\circ\text{C}$		8	3900	8	3900	ns	42
Clock period average: DLL enable mode		$t_{CK}(\text{AVG})$	See corresponding speed bin table for $t_{CK}$ range allowed				ns	10, 11
High pulse width average		$t_{CH}(\text{AVG})$	0.47	0.53	0.47	0.53	CK	12
Low pulse width average		$t_{CL}(\text{AVG})$	0.47	0.53	0.47	0.53	CK	12
Clock period jitter	DLL locked	$t_{JIT\_PER}$	-60	60	-60	60	ps	13
	DLL locking	$t_{JIT\_PER,lck}$	-50	50	-50	50	ps	13
Clock absolute period		$t_{CK}(\text{ABS})$	MIN = $t_{CK}(\text{AVG}) \text{ MIN} + t_{JIT\_PER} \text{ MIN}$ ; MAX = $t_{CK}(\text{AVG}) \text{ MAX} + t_{JIT\_PER} \text{ MAX}$				ps	
Clock absolute high pulse width		$t_{CH}(\text{ABS})$	0.43	-	0.43	-	$t_{CK}(\text{AVG})$	14
Clock absolute low pulse width		$t_{CL}(\text{ABS})$	0.43	-	0.43	-	$t_{CK}(\text{AVG})$	15
Cycle-to-cycle jitter	DLL locked	$t_{JIT\_CC}$	120		120		ps	16
	DLL locking	$t_{JIT\_CC,lck}$	100		100		ps	16
Cumulative error across	2 cycles	$t_{ERR2\_PER}$	-88	88	-88	88	ps	17
	3 cycles	$t_{ERR3\_PER}$	-105	105	-105	105	ps	17
	4 cycles	$t_{ERR4\_PER}$	-117	117	-117	117	ps	17
	5 cycles	$t_{ERR5\_PER}$	-126	126	-126	126	ps	17
	6 cycles	$t_{ERR6\_PER}$	-133	133	-133	133	ps	17
	7 cycles	$t_{ERR7\_PER}$	-139	139	-139	139	ps	17
	8 cycles	$t_{ERR8\_PER}$	-145	145	-145	145	ps	17
	9 cycles	$t_{ERR9\_PER}$	-150	150	-150	150	ps	17
	10 cycles	$t_{ERR10\_PER}$	-154	154	-154	154	ps	17
	11 cycles	$t_{ERR11\_PER}$	-158	158	-158	158	ps	17
	12 cycles	$t_{ERR12\_PER}$	-161	161	-161	161	ps	17
	$n = 13, 14 \dots 49, 50$ cycles	$t_{ERRn\_per}$	$t_{ERRn\_PER} \text{ MIN} = (1 + 0.68\ln[n]) \times t_{JIT\_PER} \text{ MIN}$ $t_{ERRn\_PER} \text{ MAX} = (1 + 0.68\ln[n]) \times t_{JIT\_PER} \text{ MAX}$				ps	17
<b>DQ Input Timing</b>								
Data setup time to DQS, DQS#	Base (specification)	$t_{DS}$ (AC175)	-	-	-	-	ps	18, 19
	$V_{REF} @ 1 \text{ V/ns}$		-	-	-	-	ps	19, 20



## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter		Symbol	gDDR3-2000		gDDR3-2200		Unit	Notes
			Min	Max	Min	Max		
Data setup time to DQS, DQS#	Base (specification)	$t_{DS}$ (AC150)	–	–	10	–	ps	18, 19
	$V_{REF}$ @ 1 V/ns		–	–	160	–	ps	19, 20
Data setup time to DQS, DQS#	Base (specification)@ 2 V/ns	$t_{DS}$ (AC135)	68	–	–	–	ps	19, 20
	$V_{REF}$ @ 2 V/ns		135	–	–	–		19, 20
Data hold time from DQS, DQS#	Base (specification)	$t_{DH}$ (DC100)	70	–	70	–	ps	18, 19
	$V_{REF}$ @ 1 V/ns		120	–	120	–	ps	19, 20
Minimum data pulse width		$t_{DIPW}$	320	–	320	–	ps	41
<b>DQ Output Timing</b>								
DQS, DQS# to DQ skew, per access		$t_{DQSQ}$	–	85	–	85	ps	
DQ output hold time from DQS, DQS#		$t_{QH}$	0.38	–	0.38	–	$t_{CK}$ (AVG)	21
DQ Low-Z time from CK, CK#		$t_{LZ}$ (DQ)	–390	195	–390	195	ps	22, 23
DQ High-Z time from CK, CK#		$t_{HZ}$ (DQ)	–	195	–	195	ps	22, 23
<b>DQ Strobe Input Timing</b>								
DQS, DQS# rising to CK, CK# rising		$t_{DQSS}$	–0.27	0.27	–0.27	0.27	CK	25
DQS, DQS# differential input low pulse width		$t_{DQSL}$	0.45	0.55	0.45	0.55	CK	
DQS, DQS# differential input high pulse width		$t_{DQSH}$	0.45	0.55	0.45	0.55	CK	
DQS, DQS# falling setup to CK, CK# rising		$t_{DSS}$	0.18	–	0.18	–	CK	25
DQS, DQS# falling hold from CK, CK# rising		$t_{DSH}$	0.18	–	0.18	–	CK	25
DQS, DQS# differential WRITE preamble		$t_{WPRE}$	0.9	–	0.9	–	CK	
DQS, DQS# differential WRITE postamble		$t_{WPST}$	0.3	–	0.3	–	CK	
<b>DQ Strobe Output Timing</b>								
DQS, DQS# rising to/from rising CK, CK#		$t_{DQSCK}$	–195	195	–195	195	ps	23
DQS, DQS# rising to/from rising CK, CK# when DLL is disabled		$t_{DQSCK}$ (DLL_DIS)	1	10	1	10	ns	26
DQS, DQS# differential output high time		$t_{QSH}$	0.40	–	0.40	–	CK	21
DQS, DQS# differential output low time		$t_{QSL}$	0.40	–	0.40	–	CK	21
DQS, DQS# Low-Z time (RL - 1)		$t_{LZ}$ (DQS)	–390	195	–391	195	ps	22, 23
DQS, DQS# High-Z time (RL + BL/2)		$t_{HZ}$ (DQS)	–	195	–	195	ps	22, 23
DQS, DQS# differential READ preamble		$t_{RPRE}$	0.9	Note 24	0.9	Note 24	CK	23, 24
DQS, DQS# differential READ postamble		$t_{RPST}$	0.3	Note 27	0.3	Note 27	CK	23, 27
<b>Command and Address Timing</b>								
DLL locking time		$t_{DLLK}$	512	–	512	–	CK	28
CTRL, CMD, ADDR setup to CK, CK#	Base (specification)	$t_{IS}$ (AC175)	–	–	45	–	ps	29, 30
	$V_{REF}$ @ 1 V/ns		–	–	220	–	ps	20, 30



## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter		Symbol	gDDR3-2000		gDDR3-2200		Unit	Notes
			Min	Max	Min	Max		
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	$t_{1S}$	–	–	170	–	ps	29, 30
	$V_{REF}$ @ 1 V/ns	(AC150)	–	–	320	–	ps	20, 30
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	$t_{1S}$	65	–	–	–	ps	
	$V_{REF}$ @ 1 V/ns	(AC135)	200	–	–	–	ps	
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	$t_{1S}$	150	–	–	–	ps	
	$V_{REF}$ @ 1 V/ns	(AC125)	275	–	–	–	ps	
CTRL, CMD, ADDR hold from CK,CK#	Base (specification)	$t_{1H}$	100	–	120	–	ps	29, 30
	$V_{REF}$ @ 1 V/ns	(DC100)	200	–	220	–	ps	20, 30
Minimum CTRL, CMD, ADDR pulse width		$t_{1PW}$	620	–	560	–	ps	41
ACTIVATE to internal READ or WRITE delay		$t_{RCD}$	See corresponding speed bin table for $t_{RCD}$				ns	31
PRECHARGE command period		$t_{RP}$	See corresponding speed bin table for $t_{RP}$				ns	31
ACTIVATE-to-PRECHARGE command period		$t_{RAS}$	See corresponding speed bin table for $t_{RAS}$				ns	31, 32
ACTIVATE-to-ACTIVATE command period		$t_{RC}$	See corresponding speed bin table for $t_{RC}$				ns	31
ACTIVATE-to-ACTIVATE minimum command period		$t_{RRD}$	MIN = greater of 4CK or 7.5ns		MIN = greater of 4CK or 6ns		CK	31
Four ACTIVATE windows		$t_{FAW}$	35	–	35	–	ns	31
Write recovery time		$t_{WR}$	15	N/A	15	N/A	ns	31, 32, 33,34
Delay from start of internal WRITE transaction to internal READ command		$t_{WTR}$	MIN = greater of 4CK or 7.5ns; MAX = N/A				CK	31, 34
READ-to-PRECHARGE time		$t_{RTP}$	MIN = greater of 4CK or 7.5ns; MAX = N/A				CK	31, 32
CAS#-to-CAS# command delay		$t_{CCD}$	MIN = 4CK; MAX = N/A				CK	
Auto precharge write recovery + precharge time		$t_{DAL}$	MIN = WR + $t_{RP}/t_{CK}$ (AVG); MAX = N/A				CK	
MODE REGISTER SET command cycle time		$t_{MRD}$	MIN = 4CK; MAX = N/A				CK	
MODE REGISTER SET command update delay		$t_{MOD}$	MIN = greater of 12CK or 15ns; MAX = N/A				CK	
MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit		$t_{MPRR}$	MIN = 1CK; MAX = N/A				CK	
<b>Calibration Timing</b>								
ZQCL command: Long calibration time	POWER-UP and RE-SET operation	$t_{ZQ_{INIT}}$	512	–	512	–	CK	
	Normal operation	$t_{ZQ_{OPER}}$	256	–	256	–	CK	

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter	Symbol	gDDR3-2000		gDDR3-2200		Unit	Notes	
		Min	Max	Min	Max			
ZQCS command: Short calibration time	$t_{ZQCS}$	64	–	64	–	CK		
<b>Initialization and Reset Timing</b>								
Exit reset from CKE HIGH to a valid command	$t_{XPR}$	MIN = greater of 5CK or $t_{RFC} + 10ns$ ; MAX = N/A				CK		
Begin power supply ramp to power supplies stable	$t_{VDDPR}$	MIN = N/A; MAX = 200				ms		
RESET# LOW to power supplies stable	$t_{RPS}$	MIN = 0; MAX = 200				ms		
RESET# LOW to I/O and $R_{TT}$ High-Z	$t_{IOZ}$	MIN = N/A; MAX = 20				ns	35	
<b>Refresh Timing</b>								
REFRESH-to-ACTIVATE or REFRESH command period	$t_{RFC}$	MIN = 260; MAX = 70,200				ns		
Maximum refresh period	$T_C \leq 85^\circ C$	–				64 (1X)	ms	36
	$T_C > 85^\circ C$					32 (2X)	ms	36
Maximum average periodic refresh	$T_C \leq 85^\circ C$	$t_{REFI}$				7.8 (64ms/8192)	$\mu s$	36
	$T_C > 85^\circ C$					3.9 (32ms/8192)	$\mu s$	36
<b>Self Refresh Timing</b>								
Exit self refresh to commands not requiring a locked DLL	$t_{XS}$	MIN = greater of 5CK or $t_{RFC} + 10ns$ ; MAX = N/A				CK		
Exit self refresh to commands requiring a locked DLL	$t_{XSDLL}$	MIN = $t_{DLLK}$ (MIN); MAX = N/A				CK	28	
Minimum CKE low pulse width for self refresh entry to self refresh exit timing	$t_{CKESR}$	MIN = $t_{CKE}$ (MIN) + CK; MAX = N/A				CK		
Valid clocks after self refresh entry or power-down entry	$t_{CKSRE}$	MIN = greater of 5CK or 10ns; MAX = N/A				CK		
Valid clocks before self refresh exit, power-down exit, or reset exit	$t_{CKSRX}$	MIN = greater of 5CK or 10ns; MAX = N/A				CK		
<b>Power-Down Timing</b>								
CKE MIN pulse width	$t_{CKE}$ (MIN)	Greater of 3CK or 5.625ns	Greater of 3CK or 5ns		CK			
Command pass disable delay	$t_{CPDED}$	MIN = 2; MAX = N/A	MIN = 1; MAX = N/A		CK			
Power-down entry to power-down exit timing	$t_{PD}$	MIN = $t_{CKE}$ (MIN); MAX = $9 \times t_{REFI}$				CK		
Begin power-down period prior to CKE registered HIGH	$t_{ANPD}$	WL - 1CK				CK		
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of $t_{ANPD}$ or $t_{RFC} - \text{REFRESH}$ command to CKE LOW time				CK		
Power-down exit period: ODT either synchronous or asynchronous	PDX	$t_{ANPD} + t_{XPDLL}$				CK		
<b>Power-Down Entry Minimum Timing</b>								

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter	Symbol	gDDR3-2000		gDDR3-2200		Unit	Notes
		Min	Max	Min	Max		
ACTIVATE command to power-down entry	<sup>t</sup> ACTPDEN	MIN = 2		MIN = 1		CK	
PRECHARGE/PRECHARGE ALL command to power-down entry	<sup>t</sup> PRPDEN	MIN = 2		MIN = 1		CK	
REFRESH command to power-down entry	<sup>t</sup> REFPDEN	MIN = 2		MIN = 1		CK	37
MRS command to power-down entry	<sup>t</sup> MRSPDEN	MIN = <sup>t</sup> MOD (MIN)				CK	
READ/READ with auto precharge command to power-down entry	<sup>t</sup> RDPDEN	MIN = RL + 4 + 1				CK	
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	MIN = WL + 4 + <sup>t</sup> WR/ <sup>t</sup> CK (AVG)				CK	
	BC4MRS	MIN = WL + 2 + <sup>t</sup> WR/ <sup>t</sup> CK (AVG)				CK	
WRITE with auto pre-charge command to power-down entry	BL8 (OTF, MRS) BC4OTF	MIN = WL + 4 + WR + 1				CK	
	BC4MRS	MIN = WL + 2 + WR + 1				CK	
<b>Power-Down Exit Timing</b>							
DLL on, any valid command, or DLL off to commands not requiring locked DLL	<sup>t</sup> XP	MIN = greater of 3CK or 6ns; MAX = N/A				CK	
Precharge power-down with DLL off to commands requiring a locked DLL	<sup>t</sup> XPDLL	MIN = greater of 10CK or 24ns; MAX = N/A				CK	28
<b>ODT Timing</b>							
R <sub>TT</sub> synchronous turn-on delay	ODTL on	CWL + AL - 2CK				CK	38
R <sub>TT</sub> synchronous turn-off delay	ODTL off	CWL + AL - 2CK				CK	40
R <sub>TT</sub> turn-on from ODTL on reference	<sup>t</sup> AON	-195	195	-195	195	ps	23, 38
R <sub>TT</sub> turn-off from ODTL off reference	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	CK	39, 40
Asynchronous R <sub>TT</sub> turn-on delay (power-down with DLL off)	<sup>t</sup> AONPD	MIN = 2; MAX = 8.5				ns	38
Asynchronous R <sub>TT</sub> turn-off delay (power-down with DLL off)	<sup>t</sup> AOFPD	MIN = 2; MAX = 8.5				ns	40
ODT HIGH time with WRITE command and BL8	ODTH8	MIN = 6; MAX = N/A				CK	
ODT HIGH time without WRITE command or with WRITE command and BC4	ODTH4	MIN = 4; MAX = N/A				CK	
<b>Dynamic ODT Timing</b>							
R <sub>TT,nom</sub> -to-R <sub>TT(WR)</sub> change skew	ODTLcnw	WL - 2CK				CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BC4	ODTLcnw4	4CK + ODTLoff				CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BL8	ODTLcnw8	6CK + ODTLoff				CK	
R <sub>TT</sub> dynamic change skew	<sup>t</sup> ADC	0.3	0.7	0.3	0.7	CK	39
<b>Write Leveling Timing</b>							
First DQS, DQS# rising edge	<sup>t</sup> WLMRD	40	-	40	-	CK	
DQS, DQS# delay	<sup>t</sup> WLDQSEN	25	-	25	-	CK	



## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions**

Notes 1–8 apply to the entire table

Parameter	Symbol	gDDR3-2000		gDDR3-2200		Unit	Notes	
		Min	Max	Min	Max			
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	$t_{WLS}$	140	–	140	–	ps		
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	$t_{WLH}$	140	–	140	–	ps		
Write leveling output delay	$t_{WLO}$	0	7.5	0	7.5	ns		
Write leveling output error	$t_{WLOE}$	0	2	0	2	ns		
Parameter	Symbol	gDDR3-1600		gDDR3-1800		Unit	Notes	
		Min	Max	Min	Max			
<b>Clock Timing</b>								
Clock period average: DLL disable mode	$T_C = 0^\circ\text{C to } 85^\circ\text{C}$	$t_{CK}(\text{DLL\_DIS})$	8	7800	8	7800	ns	9, 42
	$T_C = >85^\circ\text{C to } 115^\circ\text{C}$		8	3900	8	3900	ns	42
Clock period average: DLL enable mode		$t_{CK}(\text{AVG})$	See corresponding speed bin table for $t_{CK}$ range allowed				ns	10, 11
High pulse width average		$t_{CH}(\text{AVG})$	0.47	0.53	0.47	0.53	CK	12
Low pulse width average		$t_{CL}(\text{AVG})$	0.47	0.53	0.47	0.53	CK	12
Clock period jitter	DLL locked	$t_{JIT\_PER}$	–80	80	–70	70	ps	13
	DLL locking	$t_{JIT\_PER,lck}$	–70	70	–60	60	ps	13
Clock absolute period		$t_{CK}(\text{ABS})$	MIN = $t_{CK}(\text{AVG}) \text{ MIN} + t_{JIT\_PER} \text{ MIN}$ ; MAX = $t_{CK}(\text{AVG}) \text{ MAX} + t_{JIT\_PER} \text{ MAX}$				ps	
Clock absolute high pulse width		$t_{CH}(\text{ABS})$	0.43	–	0.43	–	$t_{CK}(\text{AVG})$	14
Clock absolute low pulse width		$t_{CL}(\text{ABS})$	0.43	–	0.43	–	$t_{CK}(\text{AVG})$	15
Cycle-to-cycle jitter	DLL locked	$t_{JIT\_CC}$	160		140		ps	16
	DLL locking	$t_{JIT\_CC,lck}$	140		120		ps	16





## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter		Symbol	gDDR3-1600		gDDR3-1800		Unit	Notes
			Min	Max	Min	Max		
Cumulative error across	2 cycles	$t_{ERR2_{PER}}$	-118	118	-103	103	ps	17
	3 cycles	$t_{ERR3_{PER}}$	-140	140	-122	122	ps	17
	4 cycles	$t_{ERR4_{PER}}$	-155	155	-136	136	ps	17
	5 cycles	$t_{ERR5_{PER}}$	-168	168	-147	147	ps	17
	6 cycles	$t_{ERR6_{PER}}$	-177	177	-155	155	ps	17
	7 cycles	$t_{ERR7_{PER}}$	-186	186	-163	163	ps	17
	8 cycles	$t_{ERR8_{PER}}$	-193	193	-169	169	ps	17
	9 cycles	$t_{ERR9_{PER}}$	-200	200	-175	175	ps	17
	10 cycles	$t_{ERR10_{PER}}$	-205	205	-180	180	ps	17
	11 cycles	$t_{ERR11_{PER}}$	-210	210	-184	184	ps	17
	12 cycles	$t_{ERR12_{PER}}$	-215	215	-188	188	ps	17
	$n = 13, 14 \dots 49, 50$ cycles	$t_{ERRn_{PER}}$	$t_{ERRn_{PER} \text{ MIN}} = (1 + 0.68 \ln[n]) \times t_{JIT_{PER} \text{ MIN}}$ $t_{ERRn_{PER} \text{ MAX}} = (1 + 0.68 \ln[n]) \times t_{JIT_{PER} \text{ MAX}}$				ps	17
<b>DQ Input Timing</b>								
Data setup time to DQS, DQS#	Base (specification)	$t_{DS}$ (AC175)	-	-	-	-	ps	18, 19
	$V_{REF}$ @ 1 V/ns		-	-	-	-	ps	19, 20
Data setup time to DQS, DQS#	Base (specification)	$t_{DS}$ (AC150)	30	-	10	-	ps	18, 19
	$V_{REF}$ @ 1 V/ns		180	-	160	-	ps	19, 20
Data setup time to DQS, DQS#	Base (specification)@ 2 V/ns	$t_{DS}$ (AC135)	-	-	-	-	ps	19, 20
	$V_{REF}$ @ 2 V/ns		-	-	-	-	ps	19, 20
Data hold time from DQS, DQS#	Base (specification)	$t_{DH}$ (DC100)	65	-	45	-	ps	18, 19
	$V_{REF}$ @ 1 V/ns		165	-	145	-	ps	19, 20
Minimum data pulse width		$t_{DIPW}$	400	-	360	-	ps	41
<b>DQ Output Timing</b>								
DQS, DQS# to DQ skew, per access		$t_{DQSQ}$	-	125	-	100	ps	
DQ output hold time from DQS, DQS#		$t_{QH}$	0.38	-	0.38	-	$t_{CK}$ (AVG)	21
DQ Low-Z time from CK, CK#		$t_{LZ}$ (DQ)	-500	250	-450	225	ps	22, 23
DQ High-Z time from CK, CK#		$t_{HZ}$ (DQ)	-	250	-	225	ps	22, 23
<b>DQ Strobe Input Timing</b>								
DQS, DQS# rising to CK, CK# rising		$t_{DQSS}$	-0.25	0.25	-0.27	0.27	CK	25
DQS, DQS# differential input low pulse width		$t_{DQSL}$	0.45	0.55	0.45	0.55	CK	
DQS, DQS# differential input high pulse width		$t_{DQSH}$	0.45	0.55	0.45	0.55	CK	
DQS, DQS# falling setup to CK, CK# rising		$t_{DSS}$	0.2	-	0.18	-	CK	25



## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter	Symbol	gDDR3-1600		gDDR3-1800		Unit	Notes
		Min	Max	Min	Max		
DQS, DQS# falling hold from CK, CK# rising	<sup>t</sup> DSH	0.2	–	0.18	–	CK	25
DQS, DQS# differential WRITE preamble	<sup>t</sup> WPRE	0.9	–	0.9	–	CK	
DQS, DQS# differential WRITE postamble	<sup>t</sup> WPST	0.3	–	0.3	–	CK	
<b>DQ Strobe Output Timing</b>							
DQS, DQS# rising to/from rising CK, CK#	<sup>t</sup> DQCK	–255	255	–225	225	ps	23
DQS, DQS# rising to/from rising CK, CK# when DLL is disabled	<sup>t</sup> DQCK (DLL_DIS)	1	10	1	10	ns	26
DQS, DQS# differential output high time	<sup>t</sup> QSH	0.40	–	0.40	–	CK	21
DQS, DQS# differential output low time	<sup>t</sup> QSL	0.40	–	0.40	–	CK	21
DQS, DQS# Low-Z time (RL - 1)	<sup>t</sup> LZ (DQS)	–500	250	–450	225	ps	22, 23
DQS, DQS# High-Z time (RL + BL/2)	<sup>t</sup> HZ (DQS)	–	250	–	225	ps	22, 23
DQS, DQS# differential READ preamble	<sup>t</sup> RPRE	0.9	Note 24	0.9	Note 24	CK	23, 24
DQS, DQS# differential READ postamble	<sup>t</sup> RPST	0.3	Note 27	0.3	Note 27	CK	23, 27
<b>Command and Address Timing</b>							
DLL locking time	<sup>t</sup> DLLK	512	–	512	–	CK	28
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	<sup>t</sup> IS	65	–	45	ps	29, 30
	V <sub>REF</sub> @ 1 V/ns	(AC175)	240	–	220	ps	20, 30
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	<sup>t</sup> IS	190	–	170	ps	29, 30
	V <sub>REF</sub> @ 1 V/ns	(AC150)	340	–	320	ps	20, 30
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	<sup>t</sup> IS	–	–	–	ps	
	V <sub>REF</sub> @ 1 V/ns	(AC135)	–	–	–	ps	
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	<sup>t</sup> IS	–	–	–	ps	
	V <sub>REF</sub> @ 1 V/ns	(AC125)	–	–	–	ps	
CTRL, CMD, ADDR hold from CK,CK#	Base (specification)	<sup>t</sup> IH	140	–	120	ps	29, 30
	V <sub>REF</sub> @ 1 V/ns	(DC100)	240	–	220	ps	20, 30
Minimum CTRL, CMD, ADDR pulse width	<sup>t</sup> IPW	620	–	560	–	ps	41
ACTIVATE to internal READ or WRITE delay	<sup>t</sup> RCD	See corresponding speed bin table for <sup>t</sup> RCD				ns	31
PRECHARGE command period	<sup>t</sup> RP	See corresponding speed bin table for <sup>t</sup> RP				ns	31
ACTIVATE-to-PRECHARGE command period	<sup>t</sup> RAS	See corresponding speed bin table for <sup>t</sup> RAS				ns	31, 32
ACTIVATE-to-ACTIVATE command period	<sup>t</sup> RC	See corresponding speed bin table for <sup>t</sup> RC				ns	31
ACTIVATE-to-ACTIVATE minimum command period	<sup>t</sup> RRD	MIN = greater of 4CK or 7.5ns		MIN = greater of 4CK or 7.5ns		CK	31
Four ACTIVATE windows	<sup>t</sup> FAW	45	–	40	–	ns	31



## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter	Symbol	gDDR3-1600		gDDR3-1800		Unit	Notes
		Min	Max	Min	Max		
Write recovery time	$t_{WR}$	15	N/A	15	N/A	ns	31, 32, 33
Delay from start of internal WRITE transaction to internal READ command	$t_{WTR}$	MIN = greater of 4CK or 7.5ns; MAX = N/A				CK	31, 34
READ-to-PRECHARGE time	$t_{RTP}$	MIN = greater of 4CK or 7.5ns; MAX = N/A				CK	31, 32
CAS#-to-CAS# command delay	$t_{CCD}$	MIN = 4CK; MAX = N/A				CK	
Auto precharge write recovery + precharge time	$t_{DAL}$	MIN = WR + $t_{RP}/t_{CK}$ (AVG); MAX = N/A				CK	
MODE REGISTER SET command cycle time	$t_{MRD}$	MIN = 4CK; MAX = N/A				CK	
MODE REGISTER SET command update delay	$t_{MOD}$	MIN = greater of 12CK or 15ns; MAX = N/A				CK	
MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit	$t_{MPRR}$	MIN = 1CK; MAX = N/A				CK	
<b>Calibration Timing</b>							
ZQCL command: Long calibration time	POWER-UP and RE-SET operation	$t_{ZQ_{INIT}}$	512	–	512	–	CK
	Normal operation	$t_{ZQ_{OPER}}$	256	–	256	–	CK
ZQCS command: Short calibration time		$t_{ZQCS}$	64	–	64	–	CK
<b>Initialization and Reset Timing</b>							
Exit reset from CKE HIGH to a valid command		$t_{XPR}$	MIN = greater of 5CK or $t_{RFC} + 10ns$ ; MAX = N/A			CK	
Begin power supply ramp to power supplies stable		$t_{VDDPR}$	MIN = N/A; MAX = 200			ms	
RESET# LOW to power supplies stable		$t_{RPS}$	MIN = 0; MAX = 200			ms	
RESET# LOW to I/O and R <sub>TT</sub> High-Z		$t_{IOZ}$	MIN = N/A; MAX = 20			ns	35
<b>Refresh Timing</b>							
REFRESH-to-ACTIVATE or REFRESH command period		$t_{RFC}$	MIN = 260; MAX = 70,200			ns	
Maximum refresh period	$T_C \leq 85^\circ C$	–	64 (1X)			ms	36
	$T_C > 85^\circ C$	–	32 (2X)			ms	36
Maximum average periodic refresh	$T_C \leq 85^\circ C$	$t_{REFI}$	7.8 (64ms/8192)			$\mu s$	36
	$T_C > 85^\circ C$	$t_{REFI}$	3.9 (32ms/8192)			$\mu s$	36
<b>Self Refresh Timing</b>							
Exit self refresh to commands not requiring a locked DLL		$t_{XS}$	MIN = greater of 5CK or $t_{RFC} + 10ns$ ; MAX = N/A			CK	
Exit self refresh to commands requiring a locked DLL		$t_{XSDLL}$	MIN = $t_{DLLK}$ (MIN); MAX = N/A			CK	28



## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Electrical Characteristics and AC Operating Conditions

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter	Symbol	gDDR3-1600		gDDR3-1800		Unit	Notes
		Min	Max	Min	Max		
Minimum CKE low pulse width for self refresh entry to self refresh exit timing	$t_{CKESR}$	MIN = $t_{CKE} (MIN) + CK$ ; MAX = N/A				CK	
Valid clocks after self refresh entry or power-down entry	$t_{CKSRE}$	MIN = greater of 5CK or 10ns; MAX = N/A				CK	
Valid clocks before self refresh exit, power-down exit, or reset exit	$t_{CKSRX}$	MIN = greater of 5CK or 10ns; MAX = N/A				CK	
<b>Power-Down Timing</b>							
CKE MIN pulse width	$t_{CKE} (MIN)$	Greater of 3CK or 5.625ns		Greater of 3CK or 5ns		CK	
Command pass disable delay	$t_{CPDED}$	MIN = 1; MAX = N/A				CK	
Power-down entry to power-down exit timing	$t_{PD}$	MIN = $t_{CKE} (MIN)$ ; MAX = $9 \times t_{REFI}$				CK	
Begin power-down period prior to CKE registered HIGH	$t_{ANPD}$	WL - 1CK				CK	
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of $t_{ANPD}$ or $t_{RFC} - REFRESH$ command to CKE LOW time				CK	
Power-down exit period: ODT either synchronous or asynchronous	PDX	$t_{ANPD} + t_{XPDLL}$				CK	
<b>Power-Down Entry Minimum Timing</b>							
ACTIVATE command to power-down entry	$t_{ACTPDEN}$	MIN = 1				CK	
PRECHARGE/PRECHARGE ALL command to power-down entry	$t_{PRPDEN}$	MIN = 1				CK	
REFRESH command to power-down entry	$t_{REFPDEN}$	MIN = 1				CK	37
MRS command to power-down entry	$t_{MRSPDEN}$	MIN = $t_{MOD} (MIN)$				CK	
READ/READ with auto precharge command to power-down entry	$t_{RDPDEN}$	MIN = $RL + 4 + 1$				CK	
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	$t_{WRPDEN}$	MIN = $WL + 4 + t_{WR}/t_{CK} (AVG)$			CK	
	BC4MRS	$t_{WRPDEN}$	MIN = $WL + 2 + t_{WR}/t_{CK} (AVG)$			CK	
WRITE with auto precharge command to power-down entry	BL8 (OTF, MRS) BC4OTF	$t_{WRAPDEN}$	MIN = $WL + 4 + WR + 1$			CK	
	BC4MRS	$t_{WRAPDEN}$	MIN = $WL + 2 + WR + 1$			CK	
<b>Power-Down Exit Timing</b>							
DLL on, any valid command, or DLL off to commands not requiring locked DLL	$t_{XP}$	MIN = greater of 3CK or 6ns; MAX = N/A				CK	
Precharge power-down with DLL off to commands requiring a locked DLL	$t_{XPDLL}$	MIN = greater of 10CK or 24ns; MAX = N/A				CK	28
<b>ODT Timing</b>							
$R_{TT}$ synchronous turn-on delay	ODTL on	CWL + AL - 2CK				CK	38

**Table 11: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Notes 1–8 apply to the entire table

Parameter	Symbol	gDDR3-1600		gDDR3-1800		Unit	Notes
		Min	Max	Min	Max		
R <sub>TT</sub> synchronous turn-off delay	ODTL off	CWL + AL - 2CK				CK	40
R <sub>TT</sub> turn-on from ODTL on reference	<sup>t</sup> AON	-250	250	-225	225	ps	23, 38
R <sub>TT</sub> turn-off from ODTL off reference	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	CK	39, 40
Asynchronous R <sub>TT</sub> turn-on delay (power-down with DLL off)	<sup>t</sup> AONPD	MIN = 2; MAX = 8.5				ns	38
Asynchronous R <sub>TT</sub> turn-off delay (power-down with DLL off)	<sup>t</sup> AOPD	MIN = 2; MAX = 8.5				ns	40
ODT HIGH time with WRITE command and BL8	ODTH8	MIN = 6; MAX = N/A				CK	
ODT HIGH time without WRITE command or with WRITE command and BC4	ODTH4	MIN = 4; MAX = N/A				CK	
<b>Dynamic ODT Timing</b>							
R <sub>TT,nom</sub> -to-R <sub>TT(WR)</sub> change skew	ODTLcnw	WL - 2CK				CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BC4	ODTLcnw4	4CK + ODTLoff				CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BL8	ODTLcnw8	6CK + ODTLoff				CK	
R <sub>TT</sub> dynamic change skew	<sup>t</sup> ADC	0.3	0.7	0.3	0.7	CK	39
<b>Write Leveling Timing</b>							
First DQS, DQS# rising edge	<sup>t</sup> WLMRD	40	–	40	–	CK	
DQS, DQS# delay	<sup>t</sup> WLDQSEN	25	–	25	–	CK	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	<sup>t</sup> WLS	195	–	165	–	ps	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	<sup>t</sup> WLH	195	–	165	–	ps	
Write leveling output delay	<sup>t</sup> WLO	0	9	0	7.5	ns	
Write leveling output error	<sup>t</sup> WLOE	0	2	0	2	ns	

- Notes:
1. Parameters are applicable with 0°C ≤ T<sub>C</sub> ≤ 115°C and V<sub>DD</sub>/V<sub>DDQ</sub> = 1.5V ±0.075V.
  2. All voltages are referenced to V<sub>SS</sub>.
  3. Output timings are only valid for R<sub>ON34</sub> output buffer selection.
  4. The unit <sup>t</sup>CK (AVG) represents the actual <sup>t</sup>CK (AVG) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
  5. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 900mV in the test environment, but input timing is still referenced to V<sub>REF</sub> (except <sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>DS, and <sup>t</sup>DH use the AC/DC trip points, and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub>.
  6. All timings that use time-based values (ns, μs, ms) should use <sup>t</sup>CK (AVG) to determine the correct number of clocks (this table uses CK or <sup>t</sup>CK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.

7. Strobe or DQS diff refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is  $V_{DDQ}/2$  for single-ended signals and the crossing point for differential signals.
9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
10. The clock's  ${}^t\text{CK (AVG)}$  is the average clock over any 200 consecutive clocks and  ${}^t\text{CK (AVG) MIN}$  is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of  ${}^t\text{CK (AVG)}$  as a long-term jitter component; however, the spread spectrum may not use a clock rate below  ${}^t\text{CK (AVG) MIN}$ .
12. The clock's  ${}^t\text{CH (AVG)}$  and  ${}^t\text{CL (AVG)}$  are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
13. The period jitter ( ${}^t\text{JIT}_{\text{PER}}$ ) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
14.  ${}^t\text{CH (ABS)}$  is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
15.  ${}^t\text{CL (ABS)}$  is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
16. The cycle-to-cycle jitter  ${}^t\text{JIT}_{\text{CC}}$  is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
17. The cumulative jitter error  ${}^t\text{ERR}_{n\text{PER}}$ , where  $n$  is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over  $n$  number of clock cycles.
18.  ${}^t\text{DS (base)}$  and  ${}^t\text{DH (base)}$  values are for a single-ended 1 V/ns DQ slew rate and 2 V/ns differential DQS, DQS# slew rate.
19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to  $V_{\text{REF}}$  when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.
21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual  ${}^t\text{JIT}_{\text{PER}}$  (larger of  ${}^t\text{JIT}_{\text{PER (MIN)}}$  or  ${}^t\text{JIT}_{\text{PER (MAX)}}$  of the input clock (output deratings are relative to the SDRAM input clock).
22. Single-ended signal parameter.
23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting  ${}^t\text{ERR}_{10\text{PER (MAX)}}$ :  ${}^t\text{DQSCK (MIN)}$ ,  ${}^t\text{LZ(DQS) MIN}$ ,  ${}^t\text{LZ(DQ) MIN}$ , and  ${}^t\text{AON (MIN)}$ . The following parameters are required to be derated by subtracting  ${}^t\text{ERR}_{10\text{PER (MIN)}}$ :  ${}^t\text{DQSCK (MAX)}$ ,  ${}^t\text{HZ (MAX)}$ ,  ${}^t\text{LZ (DQS) MAX}$ ,  ${}^t\text{LZ (DQ) MAX}$ , and  ${}^t\text{AON (MAX)}$ . The parameter  ${}^t\text{RPRE (MIN)}$  is derated by subtracting  ${}^t\text{JIT}_{\text{PER (MAX)}}$ , while  ${}^t\text{RPRE (MAX)}$  is derated by subtracting  ${}^t\text{JIT}_{\text{PER (MIN)}}$ .
24. The maximum preamble is bound by  ${}^t\text{LZDQS (MAX)}$ .
25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the



- amount of clock jitter applied because these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
26. The  $t_{DQ\text{SCK}}$  (DLL\_DIS) parameter begins CL + AL - 1 cycles after the READ command.
  27. The maximum postamble is bound by  $t_{HZDQS}$  (MAX).
  28. Commands requiring a locked DLL are READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency  $t_{XPDLL}$ , timing must be met.
  29.  $t_{IS}$  (base) and  $t_{IH}$  (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
  30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
  31. For these parameters, the DDR3 SDRAM device supports  $t_n\text{PARAM} (n\text{CK}) = \text{RU}(t_{\text{PARAM}} [\text{ns}] / t_{\text{CK}} [\text{AVG}] [\text{ns}])$ , assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_n\text{RP} (n\text{CK}) = \text{RU}(t_{\text{RP}} / t_{\text{CK}} [\text{AVG}])$  if all input clock jitter specifications are met. This means that for DDR3-800 6-6-6, of which  $t_{\text{RP}} = 15\text{ns}$ , the device will support  $t_n\text{RP} = \text{RU}(t_{\text{RP}} / t_{\text{CK}} [\text{AVG}]) = 6$  as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.
  32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until  $t_{\text{RAS}}$  (MIN) has been satisfied.
  33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for  $t_{\text{WR}}$ .
  34. The start of the write recovery time is defined as follows:
    - For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL
    - For BC4 (OTF): Rising clock edge four clock cycles after WL
    - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
  35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
  36. The refresh period is 64ms when  $T_C$  is less than or equal to 85°C. This equates to an average refresh rate of 7.8125 $\mu\text{s}$ . However, nine REFRESH commands should be asserted at least once every 70.3 $\mu\text{s}$ . When  $T_C$  is greater than 85°C, the refresh period is 32ms.
  37. Although CKE is allowed to be registered LOW after a REFRESH command when  $t_{\text{REFPDEN}}$  (MIN) is satisfied, there are cases where additional time such as  $t_{\text{XPDLL}}$  (MIN) is required.
  38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on.
  39. Half-clock output parameters must be derated by the actual  $t_{\text{ERR}_{10\text{PER}}}$  and  $t_{\text{JIT}_{\text{DTY}}}$  when input clock jitter is present. This results in each parameter becoming larger. The parameters  $t_{\text{ADC}}$  (MIN) and  $t_{\text{AOF}}$  (MIN) are each required to be derated by subtracting both  $t_{\text{ERR}_{10\text{PER}}} (\text{MAX})$  and  $t_{\text{JIT}_{\text{DTY}}} (\text{MAX})$ . The parameters  $t_{\text{ADC}}$  (MAX) and  $t_{\text{AOF}}$  (MAX) are required to be derated by subtracting both  $t_{\text{ERR}_{10\text{PER}}} (\text{MAX})$  and  $t_{\text{JIT}_{\text{DTY}}} (\text{MAX})$ .
  40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z.
  41. Pulse width of an input signal is defined as the width between the first crossing of  $V_{\text{REF(DC)}}$  and the consecutive crossing of  $V_{\text{REF(DC)}}$ .
  42. Should the clock rate be larger than  $t_{\text{RFC}}$  (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by an AUTO PRECHARGE command.

## Command and Address Setup, Hold, and Derating

The total  $t_{IS}$  (setup time) and  $t_{IH}$  (hold time) required is calculated by adding the data sheet  $t_{IS}$  (base) and  $t_{IH}$  (base) values to the  $\Delta t_{IS}$  and  $\Delta t_{IH}$  derating values, respectively. Example:  $t_{IS}$  (total setup time) =  $t_{IS}$  (base) +  $\Delta t_{IS}$ . For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time  $t_{VAC}$ .

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH(AC)}/V_{IL(AC)}$ .

Setup ( $t_{IS}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup ( $t_{IS}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value.

Hold ( $t_{IH}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold ( $t_{IH}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to the  $V_{REF(DC)}$  level is used for derating value.

**Table 12: Command and Address Setup and Hold Values Referenced at 1 V/ns – AC/DC-Based**

Symbol	gDDR3-1600	gDDR3-1800	gDDR3-2000	gDDR3-2200	Unit	Reference
$t_{IS}$ (base) AC175	65	45	–	–	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{IS}$ (base) AC150	190	170	–	–	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{IS}$ (base) AC135	–	–	65	65	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{IS}$ (base) AC125	–	–	150	150	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{IH}$ (base) DC100	140	120	100	100	ps	$V_{IH(DC)}/V_{IL(DC)}$



## Data Setup, Hold, and Derating

The total  $t_{DS}$  (setup time) and  $t_{DH}$  (hold time) required is calculated by adding the data sheet  $t_{DS}$  (base) and  $t_{DH}$  (base) values to the  $\Delta t_{DS}$  and  $\Delta t_{DH}$  derating values, respectively. Example:  $t_{DS}$  (total setup time) =  $t_{DS}$  (base) +  $\Delta t_{DS}$ . For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time  $t_{VAC}$ .

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH}/V_{IL(AC)}$ .

Setup ( $t_{DS}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup ( $t_{DS}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value.

Hold ( $t_{DH}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold ( $t_{DH}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF(DC)}$  region is used for derating value.

**Table 13: Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based**

Symbol	gDDR3-1600	gDDR3-1800	gDDR3-2000	gDDR3-2200	Unit	Reference
$t_{DS}$ (base) AC175	–	–	–	–	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{DS}$ (base) AC150	30	10	–	–	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{DS}$ (base) AC135	60	40	68	68	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t_{DH}$ (base) DC100	65	45	70	70	ps	$V_{IH(DC)}/V_{IL(DC)}$

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000  
[www.micron.com/products/support](http://www.micron.com/products/support) Sales inquiries: 800-932-4992  
 Micron and the Micron logo are trademarks of Micron Technology, Inc.  
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.