

November 2001 Revised November 2001

74ALVC162827

Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 Ω Series Resistors in the Outputs

General Description

The ALVC162827 contains twenty non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is byte controlled. Each byte has NOR output enables for maximum control flexibility.

The 74ALVC162827 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V. The ALVC162827 is also designed with 26Ω resistors in the outputs.

The 74ALVC162827 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.65V to 3.6V $\rm V_{CC}$ supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare 26 Ω series resistors in outputs
- t_Pr

3.9 ns max for 3.0V to 3.6V V_{CC} 4.6 ns max for 2.3V to 2.7V V_{CC} 8.2 ns max for 1.65V to 1.95V V_{CC}

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V


Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver

Ordering Code:

Order Number	Package Number	Package Description
74ALVC162827T	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
OE n	Output Enable Input (Active LOW)
I ₀ -I ₁₉	Inputs
O ₀ -O ₁₉	Outputs

© 2001 Fairchild Semiconductor Corporation

DS500698

www.fairchildsemi.com

Connection Diagram

1	_	· ·		1
OE ₁ —	1	\cup	56	− $\overline{\text{OE}}_2$
o _o —	2		55	را —
0, —	3		54	— I ₁
GND —	4		53	— GND
02 —	5		52	-1_2
o ₃ —	6		51	— I ₃
v _{cc} —	7		50	— v _{cc}
04 —	8		49	—1 ₄
o ₅ —	9		48	— I ₅
o ₆ —	10		47	— I ₆
GND —	11		46	— GND
07 —	12		45	— I ₇
o ₈ —	13		44	— I ₈
o ₉ —	14		43	— Ig
010 -	15		4 2	— I ₁₀
011	16		41	— I _{1 1}
012	17		40	— I ₁₂
GND -	18		39	— GND
013	19		38	— I ₁₃
014	20		37	— I ₁₄
015 —	21		36	— I ₁₅
v _{cc} —	22		35	— v _{cc}
o ₁₆ —	23		34	— I ₁₆
017	2 4		33	— I ₁₇
GND —	25		32	— GND
018	26		31	— I ₁₈
o ₁₉ —	27		30	— I ₁₉
ŌĒ ₄ —	28		29	− ōĒ₃
				I

Truth Tables

	Outputs		
OE ₁	OE ₂	I ₀ –I ₉	O ₀ -O ₉
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z


	Inputs		Outputs
OE ₃	OE ₄	I ₀ –I ₉	O ₁₀ -O ₁₉
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z

H = HIGH Voltage Level

Functional Description

The 74ALVC162827 contains twenty non-inverting buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of each other. The control pins may be shorted together to obtain full 20-bit operation. The 3-STATE outputs are controlled by Output Enable (\overline{OE}_n) inputs. When \overline{OE}_1 , and \overline{OE}_2 are LOW, O_0 – O_{10} are in the 2-state mode. When either \overline{OE}_1 or $\overline{\text{OE}}_2$ are HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs. The same applies for byte two with $\overline{\text{OE}}_3$ and $\overline{\text{OE}}_4$.

Logic Diagrams



www.fairchildsemi.com

L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance

Absolute Maximum Ratings(Note 2)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to 4.6V \\ \end{tabular}$

Output Voltage (V $_{\rm O}$) (Note 3) $-0.5 \mbox{V to V}_{\rm CC}$ +0.5 \mathbb{V}

DC Input Diode Current (I_{IK})

 $V_I < 0V$ –50 mA

DC Output Diode Current (I_{OK})

 ${
m V_O} < 0{
m V}$ —50 mA DC Output Source/Sink Current

(I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I $_{\rm CC}$ or GND) ± 100 mA Storage Temperature Range (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to $+150^{\circ}{\rm C}$

Recommended Operating Conditions (Note 4)

Power Supply

Operating 1.65V to 3.6V Input Voltage 0V to V_{CC}

Free Air Operating Temperature (T_A) Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$ 10 ns/\

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V _{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		•
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		•
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V
			3	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		•
		I _{OH} = -12 mA	3.0	2		•
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	1.65 - 3.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.65		0.45	•
		I _{OL} = 4 mA	2.3		0.4	•
		I _{OL} = 6 mA	2.3		0.55	V
			3		0.55	
		I _{OL} = 8 mA	2.7		0.6	•
		I _{OL} = 12 mA	3		0.8	•
II	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μΑ

AC Electrical Characteristics

		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$								
Symbol	Parameter	C _L = 50 pF			C _L = 30 pF				Units	
- Cyllibol		V _{CC} = 3.3	$8V \pm 0.3V$	v _{cc} =	= 2.7V	V _{CC} = 2.5	5V ± 0.2V	V _{CC} = 1.8	V ± 0.15V	Oilles
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PL}	Propagation Delay Bus to Bus	1.3	3.9	1.5	4.6	1.0	4.1	1.5	8.2	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.8	1.5	5.4	1.0	5.9	1.5	9.8	ns
t_{PLZ} , t_{PHZ}	Output Disable Time	1.3	4.8	1.5	5.4	1.0	4.9	1.5	8.8	ns

Capacitance

Symbol	Parameter		Conditions	T _A = -	Units	
Symbol	raiametei		Conditions	V _{CC}	Typical	Oilles
C _{IN}	Input Capacitance		V _I = 0V or V _{CC}	3.3	6	pF
C _{OUT}	Output Capacitance		V _I = 0V or V _{CC}	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C _L = 50 pF	3.3	20	pF
				2.5	20	ρı

AC Loading and Waveforms




TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V _L
t _{PZH} , t _{PHZ}	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz; $t_r = t_f = 2ns; Z_0 = 50\Omega$

Symbol		V	cc	
Symbol	3.3V ± 0.3V	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V
V_{L}	6V	6V	V _{CC} *2	V _{CC} *2




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic






FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Resistors in the Outputs

Physical Dimensions inches (millimeters) unless otherwise noted -A-







56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com