# Dual Binary to 1-of-4 Decoder/Demultiplexer

The MC14555B and MC14556B are constructed with complementary MOS (CMOS) enhancement mode devices. Each Decoder/Demultiplexer has two select inputs (A and B), an active low Enable input (E), and four mutually exclusive outputs (Q0, Q1, Q2, Q3). The MC14555B has the selected output go to the "high" state, and the MC14556B has the selected output go to the "low" state. Expanded decoding such as binary-to-hexadecimal (1-of-16), etc., can be achieved by using other MC14555B or MC14556B devices.

Applications include code conversion, address decoding, memory selection control, and demultiplexing (using the Enable input as a data input) in digital data transmission systems.

## Features

- Diode Protection on All Inputs
- Active High or Active Low Outputs
- Expandable
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- These Devices are Pb-Free and are RoHS Compliant
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

## MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

,	00/		
Parameter	Symbol	Value	Unit
DC Supply Voltage Range	V <sub>DD</sub>	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>DD</sub> + 0.5	V
Input or Output Current (DC or Transient) per Pin	I <sub>in</sub> , I <sub>out</sub>	±10	mA
Power Dissipation, per Package (Note 1)	PD	500	mW
Ambient Temperature Range	T <sub>A</sub>	–55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Lead Temperature (8-Second Soldering)	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating: Plastic "P and D/DW"

Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



# **ON Semiconductor®**

http://onsemi.com

## MARKING DIAGRAMS



## **PIN ASSIGNMENTS**

МС	14555B	MC14	1556B
Ē <sub>A</sub> [ 1●	16 ] V <sub>DD</sub>	Ē <sub>A</sub> [ 1●	16 🛛 V <sub>DD</sub>
A <sub>A</sub> [ 2	15 🛛 🖻 🖥	A <sub>A</sub> [ 2	15 🛛 🖻 🖥
В <sub>А</sub> [] З	14 🛛 A <sub>B</sub>	в <sub>а</sub> [ 3	14 🛛 A <sub>B</sub>
Q0 <sub>A</sub> [ 4	13 🛛 B <sub>B</sub>		13 🛛 B <sub>B</sub>
Q1 <sub>A</sub> [ 5	12 🛛 Q0 <sub>B</sub>		12 🛛 😡 0 <sub>B</sub>
Q2 <sub>A</sub> [ 6	11 🛛 Q1 <sub>B</sub>	<b>Q</b> 2 <sub>A</sub> [ 6	11 🛛 🗖 1 <sub>B</sub>
Q3 <sub>A</sub> [ 7	10 🛛 Q2 <sub>B</sub>	Q3 <sub>A</sub> [ 7	10 🛛 😡 🖓 10
V <sub>SS</sub> [ 8	9 ] Q3 <sub>B</sub>	V <sub>SS</sub> [ 8	9 ] Q3 <sub>B</sub>


## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

## **TRUTH TABLE**

l	Inputs				Outputs					
Enable	Se	lect	MC14555B			Ν	<b>IC</b> 14	556	в	
Ē	в	Α	Q3	Q3 Q2 Q1 Q0		Q3	Q2	Q1	Q0	
0	0	0	0	0	0	1	1	1	1	0
0	0	1	0	0	1	0	1	1	0	1
0	1	0	0	1	0	0	1	0	1	1
0	1	1	1	0	0	0	0	1	1	1
1	Х	Х	0	0	0	0	1	1	1	1

X = Don't Care



## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

			- 5	5°C		25°C		12	5°C	
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Level V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0 10 15	_ _ _	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
"1" Level $V_{in} = 0$ or $V_{DD}$	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Level $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	V <sub>IL</sub>	5.0 10 15		1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1" Level (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	 	Vdc
$\begin{array}{l} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \mbox{ Vdc}) \\ (V_{OH} = 4.6 \mbox{ Vdc}) \\ (V_{OH} = 9.5 \mbox{ Vdc}) \\ (V_{OH} = 13.5 \mbox{ Vdc}) \end{array}$	I <sub>OH</sub>	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	- - -	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	- - -	- 1.7 - 0.36 - 0.9 - 2.4	- - -	mAdc
$\begin{array}{l} (V_{OL} = 0.4 \; Vdc) & Sink \\ (V_{OL} = 0.5 \; Vdc) \\ (V_{OL} = 1.5 \; Vdc) \end{array}$	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	_ _ _	mAdc
Input Current	l <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance, (V <sub>in</sub> = 0)	C <sub>in</sub>	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current (Notes 3, 4) (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	IT	5.0 10 15			I <sub>T</sub> = (1 I <sub>T</sub> = (2	.85 μA/kHz) .70 μA/kHz) .60 μA/kHz)	f + I <sub>DD</sub> f + I <sub>DD</sub>			μAdc


Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> - 50) Vfk where: I<sub>T</sub> is in µA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.002.

## **SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Symbol	V <sub>DD</sub>	Min	<b>Typ</b> (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH}$ , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t <sub>⊤LH</sub> , t <sub>⊤HL</sub>	5.0 10 15		100 50 40	200 100 80	ns
$\begin{array}{l} \mbox{Propagation Delay Time - A, B to Output} \\ t_{PLH}, t_{PHL} = (1.7 \mbox{ ns/pF}) \ C_L + 135 \ ns \\ t_{PLH}, t_{PHL} = (0.66 \ ns/pF) \ C_L + 62 \ ns \\ t_{PLH}, t_{PHL} = (0.5 \ ns/pF) \ C_L + 45 \ ns \end{array}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	220 95 70	440 190 140	ns
$\begin{array}{l} \mbox{Propagation Delay Time - E to Output} \\ t_{PLH,} t_{PHL} = (1.7 \ \mbox{ns/pF}) \ \mbox{C}_L + 115 \ \mbox{ns} \\ t_{PLH,} t_{PHL} = (0.66 \ \mbox{ns/pF}) \ \mbox{C}_L + 52 \ \mbox{ns} \\ t_{PLH,} t_{PHL} = (0.5 \ \mbox{ns/pF}) \ \mbox{C}_L + 40 \ \mbox{ns} \\ \end{array}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	200 85 65	400 170 130	ns


5. The formulas given are for the typical characteristics only at 25°C.

6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




All 8 outputs connect to respective  $C_L$  loads. f in respect to a system clock.





#### Figure 2. Dynamic Signal Waveforms



## **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC14555BCPG	PDIP-16 (Pb-Free)	500 Units / Rail
MC14555BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14555BDR2G	SOIC-16	
NLV14555BDR2G*	(Pb-Free)	2500 / Tape & Reel
MC14555BFELG	SOEIAJ-16 (Pb-Free)	2000 / Tape & Reel
MC14556BCPG	PDIP-16 (Pb-Free)	500 Units / Rail
MC14556BDR2G	SOIC-16	0500 / Tana & Daal
NLV14556BDR2G*	(Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

## **PACKAGE DIMENSIONS**

PDIP-16 CASE 648-08 **ISSUE T** 




NOTES:


- NOTES:
  DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  DIMENSION LTO CENTER OF LEADS WHEN FORMED PARALLEL.
  DIMENSION B DOES NOT INCLUDE MOLD ELADUL


- MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54	BSC
Н	0.050	BSC	1.27 BSC	
J	0.008	0.015	0.21	0.38
Κ	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
М	0 °	10 °	0 °	10 °
s	0.020	0.040	0.51	1.01

SOEIAJ-16 CASE 966-01 **ISSUE A** 









NOTES:


- 11ES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TEDMINAL NUMBERS ARE SHOWN FOR
  - TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN BOOTDISIONS AND AD INCENT LEAD BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

		.,		
	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
c	0.10	0.20	0.007	0.011
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	) BSC
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
Μ	0 °	10 °	0 °	10 °
Q <sub>1</sub>	0.70	0.90	0.028	0.035
Ζ		0.78		0.031

### PACKAGE DIMENSIONS






NOTES: 1. DIMENSIONING AND TOLEBANCING PER ANSI

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	) BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Ρ	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT



**ON Semiconductor** and **OD** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemic.om/site/pdf/Patent-Marking.pdf. SCILLC products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

ON Semiconductor Website: www.onsemi.com

#### Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative