

## Unit Loading/Fan Out

| Pin Names | Description | U.L. <br> HIGH/LOW | Input $\mathbf{I}_{\mathbf{I H}} / \mathbf{I}_{\mathrm{IL}}$ <br> Output $\mathbf{I O H} / \mathbf{I}_{\mathbf{O L}}$ |
| :--- | :--- | :---: | :---: |
| CEP | Count Enable Parallel Input | $1.0 / 1.0$ | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| CET | Count Enable Trickle Input | $1.0 / 2.0$ | $20 \mu \mathrm{~A} /-1.2 \mathrm{~mA}$ |
| CP | Clock Pulse Input (Active Rising Edge) | $1.0 / 1.0$ | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| SR | Synchronous Reset Input (Active LOW) | $1.0 / 2.0$ | $20 \mu \mathrm{~A} /-1.2 \mathrm{~mA}$ |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | $1.0 / 1.0$ | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| $\overline{\mathrm{PE}}$ | Parallel Enable Input (Active LOW) | $1.0 / 2.0$ | $20 \mu \mathrm{~A} /-1.2 \mathrm{~mA}$ |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Flip-Flop Outputs | $50 / 33.3$ | $-1 \mathrm{~mA} / 20 \mathrm{~mA}$ |
| TC | Terminal Count Output | $50 / 33.3$ | $-1 \mathrm{~mA} / 20 \mathrm{~mA}$ |

## Functional Description

The 74F162A count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the $Q$ outputs occur as a result of, and synchronous with, the LOW-toHIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs- Synchronous Reset (SR), Parallel Enable ( $\overline{\mathrm{PE}}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET)-determine the mode of operation, as shown in the Mode Select Table. A LOW signal on $\overline{\mathrm{SR}}$ overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data $\left(\mathrm{P}_{\mathrm{n}}\right)$ inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\mathrm{PE}}$ and $\overline{\mathrm{SR}}$ HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.
The F162A uses D-type edge-triggered flip-flops and changing the $\mathrm{SR}, \overline{\mathrm{PE}}, \mathrm{CEP}$ and CET inputs when the CP is

## Mode Select Table

| $\overline{\mathbf{S R}}$ | $\overline{\text { PE }}$ | CET | CEP | Action on the Rising <br> Clock Edge ( - ) |
| :--- | :---: | :---: | :---: | :--- |
| L | X | X | X | Reset (Clear) |
| H | L | X | X | Load ( $\mathrm{P}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ ) |
| H | H | H | H | Count (Increment) |
| H | H | L | X | No Change (Hold) |
| H | H | X | L | No Change (Hold) |

H = HIGH Voltage Leve
L = LOW Voltage Level
X = Immateria
in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the F568 datasheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the F162A decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram
Logic Equations:

$$
\begin{aligned}
\text { Count Enable } & =\mathrm{CEP} \times \mathrm{CET} \times \overline{\mathrm{PE}} \\
\mathrm{TC} & =\mathrm{Q}_{0} \times \overline{\mathrm{Q}}_{1} \times \overline{\mathrm{Q}}_{2} \times \mathrm{Q}_{3} \times \mathrm{CET}
\end{aligned}
$$

## State Diagram



## Logic Diagram



| Absolute Maximum Ratings (Note 1 ) |  |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Temperature under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature under Bias | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Pin Potential to Ground Pin | -0.5 V to +7.0 V |
| Input Voltage (Note 2) | -0.5 V to +7.0 V |
| Input Current (Note 2) | -30 mA to +5.0 mA |

Voltage Applied to Output in HIGH State (with $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ )
Standard Output 3-STATE Output
Current Applied to Output
in LOW State (Max)
ESD Last Passing Voltage (Min)

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \\
-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}
\end{array}
$$

wice the rated $\mathrm{l}_{\mathrm{OL}}(\mathrm{mA})$
4000 V

## Recommended Operating

 Conditions| Free Air Ambient Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage | +4.5 V to +5.5 V |

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

| Symbol | Parameter | Min | Typ | Max | Units | $\mathrm{V}_{\text {cc }}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage | 2.0 |  |  | V |  | Recognized as a HIGH Signal |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | 0.8 | V |  | Recognized as a LOW Signal |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -1.2 | V | Min | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH $10 \% \mathrm{~V}_{\mathrm{CC}}$ <br> Voltage $5 \% \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & 2.5 \\ & 2.7 \end{aligned}$ |  |  | V | Min | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW  <br> Voltage $10 \% V_{\mathrm{CC}}$ <br>   |  |  | 0.5 | V | Min | $\mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA}$ |
| $\overline{I_{H}}$ | Input HIGH <br> Current |  |  | 5.0 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
| $\overline{\mathrm{l}_{\mathrm{BVI}}}$ | Input HIGH Current Breakdown Test |  |  | 7.0 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V}$ |
| ${ }_{\text {CEX }}$ | Output HIGH Leakage Current |  |  | 50 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| $\overline{\mathrm{V}} \mathrm{ID}$ | Input Leakage <br> Test | 4.75 |  |  | V | 0.0 | $\mathrm{I}_{\mathrm{ID}}=1.9 \mu \mathrm{~A}$ <br> All Other Pins Grounded |
| $\overline{\mathrm{IOD}}$ | Output Leakage Circuit Current |  |  | 3.75 | $\mu \mathrm{A}$ | 0.0 | $V_{I O D}=150 \mathrm{mV}$ <br> All Other Pins Grounded |
| IIL | Input LOW <br> Current |  |  | $\begin{aligned} & \hline-0.6 \\ & -1.2 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | Max <br> Max | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}\left(\mathrm{CP}, \mathrm{CEP}, \mathrm{P}_{\mathrm{n}}, \overline{\mathrm{MR}}(\mathrm{~F} 160 \mathrm{~A})\right) \\ & \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}(\mathrm{CET}, \overline{\mathrm{SR}}(\mathrm{~F} 162 \mathrm{~A}), \overline{\mathrm{PE}}) \end{aligned}$ |
| Ios | Output Short-Circuit Current | -60 |  | -150 | mA | Max | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ICC | Power Supply Current |  | 37 | 55 | mA | Max | $\mathrm{V}_{\mathrm{O}}=\mathrm{HIGH}$ |

## AC Electrical Characteristics

| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Count Frequency | 90 | 120 |  | 75 |  | 80 |  | MHz |
| $\begin{array}{\|l} \hline \mathrm{t}_{\text {PLH }} \\ \mathrm{t}_{\text {PHL }} \end{array}$ | Propagation Delay, Count CP to $Q_{n}$ ( $\overline{\mathrm{PE}}$ Input HIGH) | $\begin{aligned} & \hline 3.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 7.5 \end{aligned}$ | $\begin{gathered} \hline 7.5 \\ 10.0 \end{gathered}$ | $\begin{aligned} & \hline 3.5 \\ & 3.5 \end{aligned}$ | $\begin{gathered} \hline 9.0 \\ 11.5 \end{gathered}$ | $\begin{aligned} & \hline 3.5 \\ & 3.5 \end{aligned}$ | $\begin{gathered} \hline 8.5 \\ 11.0 \end{gathered}$ | ns |
| $\begin{aligned} & \hline t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay, Load CP to $Q_{n}$ ( $\overline{\text { EE Input LOW) }}$ | $\begin{aligned} & \hline 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 10.0 \end{aligned}$ |  | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | ns |
| $\begin{aligned} & t_{\text {tPLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay CP to TC | $\begin{aligned} & \hline 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & \hline 14.0 \\ & 14.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 16.5 \\ & 15.5 \end{aligned}$ |  | $\begin{aligned} & 15.0 \\ & 15.0 \end{aligned}$ | ns |
| $\begin{array}{\|l\|} \hline \mathrm{t}_{\mathrm{PLH}} \\ \mathrm{t}_{\mathrm{PH}} \end{array}$ | Propagation Delay CET to TC |  | $\begin{aligned} & \hline 4.5 \\ & 4.5 \end{aligned}$ | 7.5 7.5 |  | 9.0 9.0 | 2.5 2.5 | $\begin{aligned} & \hline 8.5 \\ & 8.5 \end{aligned}$ | ns |

AC Operating Requirements

| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {S }}(\mathrm{H})$ | Setup Time, HIGH or LOW | 5.0 |  |  |  | 5.0 |  | ns |
| $\mathrm{t}_{\text {s }}(\mathrm{L})$ | $\mathrm{P}_{\mathrm{n}}$ to CP | 5.0 |  |  |  | 5.0 |  |  |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{H})$ | Hold Time, HIGH or LOW | 2.0 |  | 2.5 |  | 2.0 |  |  |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{L})$ | $\mathrm{P}_{\mathrm{n}}$ to CP | 2.0 |  | 2.5 |  | 2.0 |  |  |
| $\mathrm{t}_{\text {S }}(\mathrm{H})$ | Setup Time, HIGH or LOW | 11.0 |  | 13.5 |  | 11.5 |  | ns |
| $\mathrm{ts}_{\text {S }}(\mathrm{L})$ | $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ to CP | 8.5 |  | 10.5 |  | 9.5 |  |  |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{H})$ | Hold Time, HIGH or LOW | 2.0 |  | 2.0 |  | 2.0 |  |  |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{L})$ | $\overline{\text { PE or }} \overline{\mathrm{SR}}$ to CP | 0 |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | Setup Time, HIGH or LOW | 11.0 |  | 13.0 |  | 11.5 |  | ns |
| $\mathrm{t}_{\text {S }}(\mathrm{L})$ | CEP or CET to CP | 5.0 |  | 6.0 |  | 5.0 |  |  |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{H})$ | Hold Time, HIGH or LOW | 0 |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{L})$ | CEP or CET to CP | 0 |  | 0 |  | 0 |  |  |
| ${ }_{t}(\mathrm{H})$ | Clock Pulse Width (Load) | 5.0 |  | 5.0 |  | 5.0 |  | ns |
| $t_{w}(\mathrm{~L})$ | HIGH or LOW | 5.0 |  | 5.0 |  | 5.0 |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | Clock Pulse Width (Count) | 4.0 |  | 5.0 |  | 4.0 |  | ns |
| $\mathrm{tw}^{(L)}$ | HIGH or LOW | 6.0 |  | 8.0 |  | 7.0 |  |  |



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
