




Automotive 2-Mbit serial I²C bus EEPROM with 1 MHz clock

Datasheet - production data



Features

- Compatible with all I²C bus modes
 - 1 MHz
 - 400 kHz
 - 100 kHz
- Memory array
 - 2 Mbit (256 Kbyte) of EEPROM
 - Page size: 256 byte
 - Additional Write lockable page (Identification page)
- Extended temperature and voltage ranges
 - -40 °C to 125 °C; 2.5 V to 5.5 V
- Schmitt trigger inputs for noise filtering.
- · Short Write cycle time
 - Byte Write within 5 ms
 - Page Write within 5 ms
- Write cycle endurance
 - 4 million Write cycles at 25 °C
 - 1.2 million Write cycles at 85 °C
 - 100 k Write cycles at 125 °C
- Data retention
 - 100 years at 25 °C
- ESD protection (Human Body Model)
 - 3000 V
- Packages
 - RoHS compliant and halogen-free (ECOPACK2[®])

Contents M24M02-A125

Contents

1	Desc	cription	•••••	6
2	Sign	al desc	ription	8
	2.1	Serial	Clock (SCL)	8
	2.2	Serial	Data (SDA)	8
	2.3	Chip E	Enable (E2)	8
	2.4	Write (Control (WC)	8
	2.5	V _{SS} (g	round)	9
	2.6	Supply	/ voltage (V _{CC})	9
3	Devi	ce oper	ration	10
	3.1	Start c	ondition	
	3.2	Stop c	ondition	
	3.3	Data ir	nput	
	3.4	Ackno	wledge bit (ACK)	
	3.5	Device	e addressing	12
	3.6	Identifi	ication page	14
4	Instr	uctions	·	15
	4.1	Write o	operations	15
		4.1.1	Byte Write	16
		4.1.2	Page Write	17
		4.1.3	Write Identification Page	
		4.1.4	Lock Identification Page	
		4.1.5	Minimizing Write delays by polling on ACK	
	4.2		operations	
		4.2.1	Random Address Read	
		4.2.2	Current Address Read	
		4.2.3 4.2.4	Sequential Read	
		4.2.4 4.2.5	Read Identification Page	
		4.2.6	Acknowledge in Read mode	



5	Арр	ication design recommendations	
	5.1	Supply voltage	
		5.1.1 Operating supply voltage (V _{CC})	
		5.1.2 Power-up conditions	23
		5.1.3 Power-down	
	5.2	Cycling with Error Correction Code (EC	CC)
6	Deliv	ery state	
7	Max	mum rating	
8	DC a	nd AC parameters	
9	Pack	age mechanical data	
	9.1	SO8N package information	
10	Orde	ring information	
11	Revi	sion history	



Contents

List of tables M24M02-A125

List of tables

Table 1.	Signal names	7
Table 2.	Device select code	12
Table 3.	Address significant bits	13
Table 4.	Device identification code	14
Table 5.	Absolute maximum ratings	25
Table 6.	Cycling performance by groups of 4 byte	26
Table 7.	Operating conditions (voltage range W)	26
Table 8.	AC measurement conditions	26
Table 9.	Input parameters	27
Table 10.	DC characteristics	28
Table 11.	400 kHz AC characteristics	29
Table 12.	1 MHz AC characteristics	30
Table 13.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,	
	package mechanical data	34
Table 14.	Ordering information scheme	35
Table 15.	Document revision history	36



M24M02-A125 List of figures

List of figures

Figure 1.	Logic diagram	6
Figure 2.	8-pin package connections	7
Figure 3.	Device select code	8
Figure 4.	I ² C bus protocol	10
Figure 5.	Write mode sequences with \overline{WC} = 0 (data write enabled)	16
Figure 6.	Write mode sequences with \overline{WC} = 1 (data write inhibited)	17
Figure 7.	Write cycle polling flowchart using ACK	19
Figure 8.	Read mode sequences	20
Figure 9.	AC measurement I/O waveform	27
Figure 10.	Maximum R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I^2C bus at maximum frequency $f_C = 400 \text{ kHz}$	31
Figure 11.	Maximum R_{bus} value versus bus parasitic capacitance C_{bus}) for an I^2C bus at maximum frequency $f_C = 1MHz$	31
Figure 12.	AC waveforms	
Figure 13.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,	
	package outline	34



Description M24M02-A125

1 Description

The M24M02-A125 is a 2-Mbit serial EEPROM Automotive grade device operating up to 125 °C. The M24M02-A125 is compliant with the very high level of reliability defined by the Automotive standard AEC-Q100 grade 1.

The device is accessed by a simple serial I²C compatible interface running up to 1 MHz.

The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M24M02-A125 is a byte-alterable memory (256 K \times 8 bits) organized as 1024 pages of 256 byte in which the data integrity is significantly improved with an embedded Error Correction Code logic.

The M24M02-A125 offers an additional Identification Page (256 byte) in which the ST device identification can be read. This page can also be used to store sensitive application parameters which can be later permanently locked in read-only mode.




Figure 1. Logic diagram


57

M24M02-A125 Description

Table 1. Signal names

Signal name	Function	Direction
E2	Chip Enable	Input
SDA	Serial Data	I/O
SCL	Serial Clock	Input
WC	Write Control	Input
V _{CC}	Supply voltage	-
V _{SS}	Ground	-

Figure 2. 8-pin package connections



- 1. DU: Don't Use (if connected, must be connected to VSS)
- 2. See Section 9: Package mechanical data for package dimensions, and how to identify pin 1.

Signal description M24M02-A125

2 Signal description

2.1 Serial Clock (SCL)

The signal applied on this input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

2.2 Serial Data (SDA)

SDA is an input/output used to transfer data in or out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected between SDA and V_{CC} (*Figure 10* indicates how to calculate the value of the pull-up resistor).

2.3 Chip Enable (E2)

This input signal is used to set the value that is to be looked for on the bit b3 of the 7-bit device select code (see *Table 2*). This input must be tied to V_{CC} or V_{SS} , as shown in *Figure 3*. When not connected (left floating), this input is read as low (0).

Figure 3. Device select code

2.4 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (\overline{WC}) is driven high. Write operations are enabled when Write Control (\overline{WC}) is either driven low or left floating.

When Write Control (WC) is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.

57/

M24M02-A125 Signal description

2.5 V_{SS} (ground)

 $V_{\mbox{\footnotesize SS}}$ is the reference for the $V_{\mbox{\footnotesize CC}}$ supply voltage.

2.6 Supply voltage (V_{CC})

 $\ensuremath{\text{V}_{\text{CC}}}$ is the supply voltage pin.



9/37


Device operation M24M02-A125

3 Device operation

The device supports the I^2C protocol (see *Figure 4*).

The I²C bus is controlled by the bus master and the device is always a slave in all communications.

The device (bus master or a slave) that sends data on to the bus is defined as a transmitter; the device (bus master or a slave) is defined as a receiver when reading the data.



577

M24M02-A125 Device operation

3.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

3.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

3.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

3.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9th clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.



Device operation M24M02-A125

3.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, as shown in *Table 2*.

The device select code consists of a 4-bit device type identifier and a one bit Chip Enable address (E2). A device select code handling any value other than 1010b (to select the memory) or 1011b (to select the Identification page) is not acknowledged by the memory device.

Two memory devices can be connected on a single I²C bus. Each one is given a unique 1-bit code on the Chip Enable (E2) input. When the device select code is received, the memory device only responds if the Chip Enable Address is the same as the value decoded on the E2 input.

The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

	Device type identifier ⁽¹⁾			Chip Enable address ⁽²⁾		ddress bit	RW	
When accessing	b7	b6	b5	b4	b3	b2	b1	b0
the memory	1	0	1	0	E2 ⁽²⁾	A17	A16	$R\overline{W}$
When accessing the Identification page	1	0	1	1	E2 ⁽²⁾	X ⁽³⁾	X ⁽³⁾	RW

Table 2. Device select code

- 1. The most significant bit, b7, is sent first.
- 2. E2 bit is compared with the value read on input pin E2.
- 3. X = don't care.

If a match occurs on the device select code, the corresponding memory device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the memory device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

Once the memory device has acknowledged the device select code (*Table 2*), the memory device waits for the master to send two address bytes (most significant address byte sent first, followed by the least significant address byte (*Table 3*). The memory device responds to each address byte with an acknowledge bit.

Note: A: significant address bit.

X: bit is Don't Care.

M24M02-A125 Device operation

Table 3. Address significant bits

		Memor		Identification page (Device type identifier = 1011b)			
		Random Address Read	Write	Read Identification page	Write Identification page	Lock Identification page	Read lock status
Device Select bit 2	b17	A17	A17	Х	Х	Х	х
Device Select bit 1	b16	A16	A16	Х	Х	Х	X
	b15	A15	A15	Х	Х	Х	Х
d)	b14	A14	A14	Х	Х	Х	Х
byte	b13	A13	A13	Х	Х	Х	Х
Upper address byte	b12	A12	A12	Х	Х	Х	Х
. adc	b11	A11	A11	Х	Х	Х	Х
pper	b10	A10	A10	Х	0	1	0
)	b9	A9	A9	Х	Х	Х	Х
	b8	A8	A8	Х	Х	Х	Х
	b7	A7	A7	A7	A7	Х	Х
Φ	b6	A6	A6	A6	A6	Х	Х
byte	b5	A5	A5	A5	A5	Х	Х
dress	b4	A4	A4	A4	A4	Х	Х
add	b3	А3	A3	A3	A3	Х	Х
Lower address byte	b2	A2	A2	A2	A2	Х	Х
۲	b1	A1	A1	A1	A1	Х	Х
	b0	A 0	A 0	A 0	A 0	Х	Х

^{1.} A: significant address bit.

^{2.} X: bit is Don't Care.

Device operation M24M02-A125

3.6 Identification page

02h

The M24M02-A125 offers an Identification Page (256 byte) in addition to the 2 Mb memory. The Identification page contains two fields:

- Device identification code: the first three bytes are programmed by STMicroelectronics with the Device identification code, as shown in *Table 4*.
- Application parameters: the bytes after the Device identification code are available for application specific data.

Note:

If the end application does not need to read the Device identification code, this field can be overwritten and used to store application-specific data. Once the application-specific data are written in the Identification page, the whole Identification page should be permanently locked in Read-only mode.

The instructions Read, Write and Lock Identification Page are detailed in *Section 4: Instructions*.

Memory density code

Address in Identification page

Ooh ST manufacturer code

O1h I²C family code

Content Value

Value

E0h

Table 4. Device identification code

12h (2048 Kbit)

M24M02-A125 Instructions

4 Instructions

4.1 Write operations

For a Write operation, the bus master sends a Start condition followed by a device select code with the R/W bit reset to 0. The device acknowledges this, as shown in *Figure 5*, and waits for the master to send two address bytes (most significant address byte sent first, followed by the least significant address byte (*Table 3*). The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

The 256 Kbyte (2 Mb) are addressed with 18 address bits, the 16 lower address bits being defined by the two address bytes and the most significant address bits (A17, A16) being included in the Device Select code (see *Table 2*).

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the " 10^{th} bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle t_W is then triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

After the successful completion of an internal Write cycle (t_W) , the device internal address counter is automatically incremented to point to the next byte after the last modified byte.

If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are *not* acknowledged, as shown in *Figure 6*.



DocID027947 Rev 3 15/37

Instructions M24M02-A125

4.1.1 Byte Write

After the device select code and the address bytes, the bus <u>mas</u>ter sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven high, the device replies with NoAck, and the location is not modified (see *Figure 6*). If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 5*.




Figure 5. Write mode sequences with $\overline{WC} = 0$ (data write enabled)

577

M24M02-A125 Instructions

4.1.2 Page Write

The Page Write mode allows up to $N^{(1)}$ bytes to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, A17/A8, are the same. If more bytes are sent than will fit up to the end of the page, a condition known as "roll-over" occurs. In case of roll-over, the first bytes of the page are overwritten.

The bus master sends from 1 to $N^{(1)}$ bytes of data, each of which is acknowledged by the device if Write Control (WC) is low. If Write Control (WC) is high, the contents of the addressed memory location are not modified, and each data byte received by the device is not acknowledged, as shown in *Figure* 6. After each byte is transferred, the internal byte address counter is incremented. The transfer is terminated by the bus master generating a Stop condition.




Figure 6. Write mode sequences with $\overline{WC} = 1$ (data write inhibited)

^{1.} N is the number of bytes in a page.



DocID027947 Rev 3

Instructions M24M02-A125

4.1.3 Write Identification Page

The Identification Page (256 byte) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- Most significant address bits A17/A8 are don't care, except for address bit A10 which
 must be "0". Least significant address bits A7/A0 define the byte location inside the
 Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

4.1.4 Lock Identification Page

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b
- Address bit A10 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care

4.1.5 Minimizing Write delays by polling on ACK

The maximum Write time (t_w) is shown in AC characteristics tables in *Section 8: DC and AC parameters*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 7, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).



M24M02-A125 Instructions




Figure 7. Write cycle polling flowchart using ACK



Instructions M24M02-A125

4.2 Read operations

Read operations are performed independently of the state of the Write Control (\overline{WC}) signal.

After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.




Figure 8. Read mode sequences

4.2.1 Random Address Read

The Random Address Read is a sequence composed of a truncated Write sequence (to define a new address pointer value, see *Table 3*) followed by a current Read.

The Random Address Read sequence is therefore the sum of [Start + Device Select code with RW=0 + two address bytes] (without Stop condition, as shown in *Figure 8*)] and [Start condition + Device Select code with RW=1]. The memory device acknowledges the sequence and then outputs the contents of the addressed byte. To terminate the data transfer, the bus master does not acknowledge the last data byte and then issues a Stop condition.



M24M02-A125 Instructions

4.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte pointed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 8*, *without* acknowledging the byte.

Note that the address counter value is defined by instructions accessing either the memory or the Identification page. When accessing the Identification page, the address counter value is loaded with the Identification page byte location, when accessing the memory, it is safer to always use the Random Address Read instruction (this instruction loads the address counter with the byte location to read in the memory) instead of the Current Address Read instruction.

4.2.3 Sequential Read

A sequential Read can be used after a Current Address Read or a Random Address Read.

After a Read instruction, the device can continue to output the next byte(s) in sequence if the bus master sends additional clock pulses and if the bus master does acknowledge each transmitted data byte. To terminate the stream of bytes, the bus master must not acknowledge the last byte, and must generate a Stop condition, as shown in *Figure 8*.

The sequential read is controlled with the device internal address counter which is automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

4.2.4 Read Identification Page

The Identification Page can be read by issuing a Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The most significant address bits A17/A8 are don't care and the least significant address bits A7/A0 define the byte location inside the Identification page. The number of bytes to read in the ID page must not exceed the page boundary.

4.2.5 Read the lock status

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit after the data byte if the Identification page is unlocked, otherwise a NoAck bit if the Identification page is locked.

Right after this, it is recommended to transmit to the device a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic,
- Stop: the device is then set back into Standby mode by the Stop condition.



DocID027947 Rev 3 21/37

Instructions M24M02-A125

4.2.6 Acknowledge in Read mode

For all Read instructions, the device waits, after each byte sent out, for an acknowledgment during the 9th bit time. If the bus master does not send the Acknowledge (the master drives SDA high during the 9th bit time), the device terminates the data transfer and enters its Standby mode.



5 Application design recommendations

5.1 Supply voltage

5.1.1 Operating supply voltage (V_{CC})

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC} (min), V_{CC} (max)] range must be applied (see *Table 7*).

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal Write cycle (t_W). In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V_{CC}/V_{SS} package pins.

5.1.2 Power-up conditions

When the power supply is turned on, the V_{CC} voltage has to rise continuously from 0 V up to the minimum V_{CC} operating voltage defined in *Table 7*.

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until V_{CC} reaches the internal threshold voltage (this threshold is defined in the DC characteristic *Table 10* as V_{RES}).

When V_{CC} passes over the POR threshold, the device is reset and in the following state:

- in the Standby power mode
- deselected

As soon as the V_{CC} voltage has reached a stable value within the $[V_{CC}(min), V_{CC}(max)]$ range (defined in *Table 7*), the device is ready for operation.

5.1.3 Power-down

During power-down (continuous decrease in the V_{CC} supply voltage below the minimum V_{CC} operating voltage defined in *Table 7*), the device must be in Standby power mode (that is after a STOP condition or after the completion of the Write cycle t_W if an internal Write cycle is in progress).

577

DocID027947 Rev 3

5.2 Cycling with Error Correction Code (ECC)

The Error Correction Code (ECC) is an internal logic function which is transparent for the I^2C communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes⁽¹⁾. Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group⁽¹⁾. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 byte of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in *Table 6*.

Example 1: maximum cycling limit reached with 1 million cycles per byte

Each byte of a group can be equally cycled 1 million times (at 25 $^{\circ}$ C) so that the group cycling budget is 4 million cycles.

Example 2: maximum cycling limit reached with unequal byte cycling

Inside a group, byte0 can be cycled 2 million times, byte1 can be cycled 1 million times, byte2 and byte3 can be cycled 500,000 times, so that the group cycling budget is 4 million cycles at 25 °C.

^{1.} A group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.

M24M02-A125 Delivery state

6 Delivery state

The device is delivered as follows:

- The memory array is set to all 1s (each byte = FFh).
- Identification page: the first three bytes define the Device identification code (value defined in *Table 4*). The content of the following bytes is Don't Care.

7 Maximum rating

Stressing the device outside the ratings listed in *Table 5* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
	Ambient operating temperature	-40	130	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Lead temperature during soldering	see i	see note (1)	
V _{IO}	Input or output range	-0.50	6.5	V
I _{OL}	DC output current (SDA = 0)	-	5	mA
V _{CC}	Supply voltage	-0.50	6.5	V
V _{ESD}	Electrostatic pulse (Human Body model) ⁽²⁾	-	3000	V

Compliant with JEDEC Standard J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS directive 2011/65/EU of July 2011).

^{2.} Positive and negative pulses applied on pin pairs, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001-2012, C1=100 pF, R1=1500 Ω , R2=500 Ω).

Downloaded from Arrow.com.

8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Table 6. Cycling performance by groups of 4 byte

Symbol	Parameter	Test condition	Min.	Max.	Unit	
Ncycle	Write cycle endurance ⁽¹⁾	$TA \le 25 ^{\circ}C$, 2.5 V < V_{CC} < 5.5 V	-	4,000,000		
		TA = 85 °C, 2.5 V < V _{CC} < 5.5 V	-	1,200,000	Write	
		TA = 105 °C, 2.5 V < V _{CC} < 5.5 V	-	300,000	cycle ⁽²⁾	
		TA = 125 °C, 2.5 V < V _{CC} < 5.5 V	-	100,000		

The Write cycle endurance is defined for groups of four data bytes located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3] where N is an integer, or for the status register byte (refer also to Section 5.2: Cycling with Error Correction Code (ECC)). The Write cycle endurance is defined by characterization and qualification.

Table 7. Operating conditions (voltage range W)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	2.5	5.5	V
T _A	Ambient operating temperature	-4 0	125	°C

Table 8. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C _{bus}	Load capacitance	10	100	
-	SCL input rise/fall time, SDA input fall time	-	50	ns
-	Input levels	0.2 V _{CC} to 0.8 V _{CC}		V
-	Input and output timing reference levels	0.3 V _{CC} to 0.7 V _{CC}		V

DocID027947 Rev 3 26/37



^{2.} A Write cycle is executed when either a Page Write, a Byte Write, a Write Identification Page or a Lock Identification Page instruction is decoded. When using those Write instructions, refer also to Section 5.2: Cycling with Error Correction Code (ECC).

Figure 9. AC measurement I/O waveform




Table 9. Input parameters

Symbol	Parameter ⁽¹⁾	Test condition	Min.	Max.	Unit
C _{IN}	Input capacitance (SDA)	-	-	8	pF
C _{IN}	Input capacitance (other pins)	-	-	6	pF
Z _L	Input impedance (E2, WC)(2)	V _{IN} < 0.3 V _{CC}	30	-	kΩ
Z _H	imput impedance (E2, WC)	V _{IN} > 0.7 V _{CC}	500	-	kΩ

^{1.} Characterized only, not tested in production.

DocID027947 Rev 3

^{2.} E2 input impedance when the memory is selected (after a Start condition).

Table 10. DC characteristics

Symbol	Parameter	Test conditions (in addition to those in <i>Table 7</i> and <i>Table 8</i>)	Min.	Max.	Unit	
I _{LI}	Input leakage current (SCL, SDA, E2)	V _{IN} = V _{SS} or V _{CC} , device in Standby mode	-	± 2	μA	
I _{LO}	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V _{SS} or V _{CC}	-	± 2	μA	
		f _C = 400 kHz, V _{CC} = 5.5 V	-	2	mA	
l	Supply current (Read)	$f_C = 400 \text{ kHz}, V_{CC} = 2.5 \text{ V}$		-	2	mA
I _{CC}		f _C = 1 MHz, V _{CC} = 5.5 V	-	2	mA	
		f _C = 1 MHz, V _{CC} = 2.5 V	-	2	mA	
I _{CC0}	Supply current (Write)	During t _W	-	2 ⁽¹⁾	mA	
I _{CC1}		Device not selected ⁽¹⁾⁽²⁾ , t° = 85 °C $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.5$ V	-	5		
	Standby supply current	Device not selected ⁽¹⁾⁽²⁾ , t° = 85 °C, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 5.5$ V	-	5		
		Device not selected ⁽²⁾ , t° = 105 °C, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.5$ V	-	15		
		Device not selected ⁽²⁾ , t° = 105 °C, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 5.5$ V	-	15	μA	
		Device not selected ⁽²⁾ , t° = 125 °C, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.5$ V	-	20		
		Device not selected ⁽²⁾ , t° = 125 °C, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 5.5$ V	-	40		
V _{IL}	Input low voltage (SCL, SDA, WC) -		-0.45	0.3 V _{CC}	V	
V _{IH}	Input high voltage (SCL, SDA)	-	0.7 V _{CC}	6.5	V	
	Input high voltage (WC, E2)	-	0.7 V _{CC}	V _{CC} +1	V	
V _{OL}	Output low voltage	I_{OL} = 2.1 mA, V_{CC} = 2.5 V or I_{OL} = 3 mA, V_{CC} = 5.5 V	-	0.4	٧	
V _{RES} ⁽¹⁾	Internal reset threshold voltage	-	0.5	1.5	V	

^{1.} Characterized only, not 100% tested.

^{2.} The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle t_W (t_W is triggered by the correct decoding of a Write instruction).

Table 11. 400 kHz AC characteristics

Symbol	Alt.	Parameter ⁽¹⁾	Min.	Max.	Unit
$f_{\mathbb{C}}$	f_{SCL}	Clock frequency	-	400	kHz
t _{CHCL}	t _{HIGH}	Clock pulse width high	600	-	ns
t _{CLCH}	t _{LOW}	Clock pulse width low	1300	-	ns
t _{QL1QL2} ⁽²⁾	t _F	SDA (out) fall time ⁽³⁾	20	120	ns
t _{XH1XH2}	t _R	Input signal rise time	(4)	(4)	ns
t _{XL1XL2}	t _F	Input signal fall time	(4)	(4)	ns
t _{DXCX}	t _{SU:DAT}	Data in set up time	100	-	ns
t _{CLDX}	t _{HD:DAT}	Data in hold time	0	-	ns
t _{CLQX} ⁽⁵⁾	t _{DH}	Data out hold time	100	-	ns
t _{CLQV} ⁽⁶⁾	t _{AA}	Clock low to next data valid (access time)	-	900	ns
t _{CHDL}	t _{SU:STA}	Start condition setup time	600	-	ns
t _{DLCL}	t _{HD:STA}	Start condition hold time	600	-	ns
t _{CHDH}	t _{SU:STO}	Stop condition set up time	600	-	ns
t _{DHDL}	t _{BUF}	Time between Stop condition and next Start condition	1300	-	ns
t _{WLDL} ⁽⁷⁾⁽²⁾	t _{SU:WC}	WC set up time (before the Start condition)	0	-	μs
t _{DHWH} ⁽⁸⁾⁽²⁾	t _{HD:WC}	WC hold time (after the Stop condition)	1	-	μs
t _W	t _{WR}	Write time	-	5	ms
t _{NS} ⁽²⁾	-	Pulse width ignored (input filter on SCL and SDA) - single glitch	-	80	ns

- 1. Test conditions (in addition to those in Table 7 and Table 8).
- 2. Characterized value, not tested in production.
- 3. With $C_L = 10 pF$.
- 4. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I^2C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when $f_C < 400$ kHz.
- To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3V_{CC} or 0.7V_{CC}, assuming that R_{bus} × C_{bus} time constant is within the values specified in *Figure 10*.
- 7. $\overline{\text{WC}}$ =0 set up time condition to enable the execution of a WRITE command.
- 8. WC=0 hold time condition to enable the execution of a WRITE command.



Table 12. 1 MHz AC characteristics

Symbol	Alt.	Parameter ⁽¹⁾	Min.	Max.	Unit
f _C	f _{SCL}	Clock frequency	0	1	MHz
t _{CHCL}	t _{HIGH}	Clock pulse width high	260	-	ns
t _{CLCH}	t _{LOW}	Clock pulse width low	400	-	ns
t _{XH1XH2}	t _R	Input signal rise time	(2)	(2)	ns
t _{XL1XL2}	t _F	Input signal fall time	(2)	(2)	ns
t _{QL1QL2} (3)	t _F	SDA (out) fall time	-	120	ns
t _{DXCX}	t _{SU:DAT}	Data in setup time	50	-	ns
t _{CLDX}	t _{HD:DAT}	Data in hold time	0	-	ns
t _{CLQX} ⁽⁴⁾	t _{DH}	Data out hold time	100	-	ns
t _{CLQV} ⁽⁵⁾	t _{AA}	Clock low to next data valid (access time)	-	450	ns
t _{CHDL}	t _{SU:STA}	Start condition setup time	250	-	ns
t _{DLCL}	t _{HD:STA}	Start condition hold time	250	-	ns
t _{CHDH}	t _{SU:STO}	Stop condition setup time	250	-	ns
t _{DHDL}	t _{BUF}	Time between Stop condition and next Start condition	500	-	ns
t _{WLDL} ^{(6) (3)}	t _{SU:WC}	WC set up time (before the Start condition)	0	-	μs
t _{DHWH} ^{(7) (3)}	t _{HD:WC}	WC hold time (after the Stop condition)	1	-	μs
t _W	t _{WR}	Write time	-	5	ms
t _{NS} ⁽³⁾	-	Pulse width ignored (input filter on SCL and SDA)	-	80	ns

^{1.} Test conditions (in addition to those in *Table 7* and *Table 8*).

^{2.} There is no min. or max. values for the input signal rise and fall times. However, it is recommended by the 12 C specification that the input signal rise and fall times be more than 20 ns and less than 120 ns when 12 C < 1 MHz.

^{3.} Characterized only, not tested in production.

To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

^{5.} t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V_{CC} or 0.7 V_{CC} , assuming that the Rbus × Cbus time constant is within the values specified in *Figure 11*.

^{6.} $\overline{\text{WC}}$ =0 set up time condition to enable the execution of a WRITE command.

^{7.} $\overline{\text{WC}}$ =0 hold time condition to enable the execution of a WRITE command.

The R_{bus} x C_{bus}time constant must be below the 400 ns time constant line represented on the left.

The R_{bus} x C_{bus}time constant must be below the 400 ns time constant line represented on the left.


Ak

Here R_{bus} x C_{bus} time constant must be below the 400 ns time constant line represented on the left.

Bus line capacitor (pF)

Figure 10. Maximum R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I^2C bus at maximum frequency f_C = 400 kHz

Figure 11. Maximum R_{bus} value versus bus parasitic capacitance C_{bus}) for an I^2C bus at maximum frequency $f_C = 1 MHz$





DocID027947 Rev 3

Start condition Stop Start condition tXL1XL2 tCHCL tXH1XH2 → tCLCH SCL tDLCL tXL1XL2 SDA In SDA tCHDL tCLDX tDXCH SDA tCHDH tDHDL tXH1XH2 Input Change $\overline{\mathsf{wc}}$ tDHWH tWLDL Stop Start condition condition SCL SDA In - tW tCHDH tCHDL Write cycle tCHCL SCL tCLQV **†** tQL1QL2 tCLQX Data valid Data valid SDA Out Al00795i

Figure 12. AC waveforms



9 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



DocID027947 Rev 3

9.1 SO8N package information

Figure 13. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package outline



1. Drawing is not to scale.

Table 13. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package mechanical data

Symbol	millimeters			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.750	-	-	0.0689	
A1	0.100	-	0.250	0.0039	-	0.0098	
A2	1.250	-	-	0.0492	-	-	
b	0.280	-	0.480	0.0110	-	0.0189	
С	0.170	-	0.230	0.0067	-	0.0091	
ccc	-	-	0.100	-	-	0.0039	
D	4.800	4.900	5.000	0.1890	0.1929	0.1969	
E	5.800	6.000	6.200	0.2283	0.2362	0.2441	
E1	3.800	3.900	4.000	0.1496	0.1535	0.1575	
е	-	1.270	-	-	0.0500	-	
h	0.250	-	0.500	0.0098	-	0.0197	
k	0°	-	8°	0°	-	8°	
L	0.400	-	1.270	0.0157	-	0.0500	
L1		1.040	-		0.0409	-	


^{1.} Values in inches are converted from mm and rounded to four decimal digits.

47 Rev 3

M24M02-A125 Ordering information

10 Ordering information

Table 14. Ordering information scheme



/K = Manufacturing technology code

- The package is ECOPACK2® (RoHS compliant and free of brominated, chlorinated and antimony-oxide flame retardants).
- The high reliability certified flow (HRCF) is described in quality note QNEE9801. Please ask your nearest ST sales office for a copy.

For a list of available options (speed, package, etc.) or for further information on any aspect of the devices, please contact your nearest ST sales office.

Note:

Parts marked as ES or E are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



DocID027947 Rev 3 35/37

Revision history M24M02-A125

11 Revision history

Table 15. Document revision history

Date	Revision	Changes
07-Jul-2015	1	Initial release.
08-Sep-2015	2	Updated <i>Table 10</i> . Document classification changed from Preliminary Data to Production Data.
10-Aug-2017	3	Updated: - Table 12: 1 MHz AC characteristics - Table 13: SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package mechanical data - Section 10: Ordering information



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



DocID027947 Rev 3

37/37