

4G bits DDR2 Mobile RAM™ PoP (12mm × 12mm, 216-ball FBGA)

EDB4064B3PB


Specifications

- · Density: 4G bits
- Organization
- 2 pieces of 2Gb (8M words x 32 bits x 8 banks) in one package
- Independent 2-channel bus
- Data rate: 1066Mbps (max.)
- Package: 216-ball FBGA
- Package size: 12.0mm x 12.0mm
- Ball pitch: 0.4mm
- Lead-free (RoHS compliant) and Halogen-free
- · Power supply
- VDD1 = 1.70V to 1.95V
- VDD2, VDDQ = 1.14V to 1.30V
- Interface: HSUL_12
- · Operating case temperature range
- $TC = -30^{\circ}C$ to $+85^{\circ}C$

Features

- JEDEC LPDDR2-S4B compliance
- · DLL is not implemented
- · Low power consumption
- Mobile RAM functions
- Partial Array Self-Refresh (PASR)
- Auto Temperature Compensated Self-Refresh (ATCSR) by built-in temperature sensor
- Deep power-down mode
- Per Bank Refresh
- This FBGA is suitable for Package on Package (PoP)

Block Diagram




Document No. E1831E30 (Ver. 3.0)
Date Published March 2012 (K) Japan
Printed in Japan
URL: http://www.elpida.com

Ordering Information

Part number	Organization (words x bits)	Clock frequency	Data rate	Read latency	Package
EDB4064B3PB-1D-F	64M x 64	533MHz	1066Mbps	8	—216-ball FBGA
EDB4064B3PB-8D-F	(64M × 32 × 2pcs)	400MHz	800Mbps	6	— 210-ball 1 box

Part Number



CONTENTS

Specifications	
Block Diagram	1
Features	
Ordering Information	2
Part Number	2
Pin Configurations	4
Pin Descriptions	5
Pin Capacitance	6
Package Drawing	7
Mode Register Specification	8
1. Electrical Conditions	9
1.1 Absolute Maximum Ratings	9
1.2 Recommended DC Operating Conditions	
2. Electrical Specifications	10
2.1 DC Characteristics 1	
2.2 DC Characteristics 2	
2.3 AC Characteristics	13



Pin Configurations

/xxx indicate active low signal.

216-ball FBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
Α	NC	vss	VDD2	DQ30 D _a	Q29 _a	VSS	DQ26 _a	DQ25 _a	vss /	DQS3 _a	VSS	DQ14 _a	DQ13 _a	VSS	NC	VDD2	DQ11 _a	DQ10 _a	DQ9 _a	DQS1 _a	DM1 _a	VDDQ	DQS0 _a	DQ7 _a	DQ6 _a	DQ4 _a	DQ3 _a	vss	NC
В	VSS	NC	DQ31 _a	VDDQ D	Q28 [_a	DQ27 _a	VDDQ	DQ24 _a	VDDQ	QS3 _a	DM3 _a	DQ15 _a	VDDQ	VSS	VREF DQ_a	VDD2	DQ12 _a	VDDQ	DQ8 _a	/DQS1 _a	VSS	DM0 _a	/DQS0 _a	VSS	VDDQ	DQ5 _a	DQ2 _a	NC	VSS
С	VDD1	DQ16 _b																										VDD1	VDD2
D	DQ17 _b	VDDQ																										DQ1 _a	VDDQ
Е	DQ18 _b	DQ19 _b	1																									VSS	DQ0 _a
F	VSS	DQ20 _b	1																									DM2 _a	VDDQ
G	DQ21 _b	VDDQ	1																										/DQS2 _a
Н	DQ22 _b	DQ23 _b	1																									-	DQ23 _a
J	vss	VDDQ	1																									VDDQ	DQ22 _a
K	/DQS2 _b	DQS2 _b	1																									DQ20 _a	DQ21 _a
L	DM2 b	DQ0 b																										u DQ19 _a	VSS
М	DQ1 _b	VSS																											DQ18 _a
N	DQ2 _b	VDD1	1																									DQ16 _a	-
Р	VSS	VSS	1																									VDD2	NC
R	VDD1	VREF DQ_b																										vss	CA0 _b
Т	VDD2																											NC	CA1 _b
U	VDDQ	DQ3 b	l																									VREF CA_b	CA2 _b
V	DQ4 b	VSS	l																									VSS	CA3
W	DQ6 _b	DQ5 _b	l																									CA4	_b NC
Υ	VDDQ	DQ7	l																									_b /CS	NC
AA	DQS0 _b	_b /DQS0 _b	l																									_b VSS	CKE _b
AB	DM0 _b	VSS																										CK_b	/CK_b
AC	VDDQ	DM1																										NC	CA5
AD	/DQS1	_b DQS1																										CA7	_b CA6
AE	DQ8	_b VSS																										_b CA8	_b NC
AF	_b DQ9	VDDQ																										_b VSS	CA9
AG	_b DQ10	DQ11																											_b ZQ_b
AH	_b VSS	_b VDD1	VDD2	DQ13	/SS I	DQ15		DQS3	VDDQ		DQ27	VDDQ	DQ30	VSS	VDD2	VREF	CA9	VSS	CA7	CA6	/CK_a	NC	CKE	/CS	CA3	CA2	CA1	VDD1	VSS
AJ	NC	VSS	DQ12 _b	_b	014	_b VDDQ	_b VSS	_b /DQS3 _b	DQ24 [_b)Q25 _b	_b VSS	DQ28 _b	_b DQ29 _b		NC	CA_a	_a ZQ_a	CA8	_a NC	_a CA5 _a	CK_a		_a NC	_a NC	_a CA4 _a	_a NC	_a CA0 _a	VSS	NC

(Top view)



Pin Descriptions [DDR2 Mobile RAM_a]

Pin name	Function					
CK_a, /CK_a	Clock					
CKE_a	Clock enable					
/CS_a	Chip select					
CA0_a to CA9_a	(Address confi DDR command/address inputs	gurations: Row:R0-R13, Column:C0-C8, Bank:BA0-BA2)				
DM0_a to DM3_a	Input data mask					
DQ0_a to DQ31_a	Data input/output					
DQS0_a to DQS3_a, /DQS0_a to /DQS3_a	Data strobe					
VREFCA_a	Reference voltage for CA input receiver					
VREFDQ_a	Reference voltage for DQ input receiver					
ZQ_a	Reference pin for output drive strength calibration	n				

[DDR2 Mobile RAM_b]

Pin name	Function					
CK_b, /CK_b	Clock					
CKE_b	Clock enable					
/CS_b	Chip select					
CA0_b to CA9_b	(Address configuration DDR command/address inputs	ns: Row:R0-R13, Column:C0-C8, Bank:BA0-BA2)				
DM0_b to DM3_b	Input data mask					
DQ0_b to DQ31_b	Data input/output					
DQS0_b to DQS3_b, /DQS0_b to /DQS3_b	Data strobe					
VREFCA_b	Reference voltage for CA input receiver					
VREFDQ_b	Reference voltage for DQ input receiver					
ZQ_b	Reference pin for output drive strength calibration					

[Common]

Pin name	Function				
VDD1	Core power supply 1				
VDD2	Core power supply 2 and input receiver power supply				
VDDQ	I/O power supply				
VSS	Ground				
NC*1	No connection				

Note: 1. Not internally connected.

ELPIDA

Pin Capacitance

Parameter	Symbol	Pins	min.	max.	Unit	Note
Input capacitance	CI1	CK_a, /CK_a, CK_b, /CK_b	0.5	2.0	pF	1, 2
	CI2	All other DDR2 Mobile RAM input only pins	0.5	2.5	pF	1, 2
Data input/output capacitance	CI/O	DQ_a, DQ_b, DM_a, DM_b, DQS_a, /DQS_a, DQS_b, /DQS_b	0.5	3.0	pF	1, 2, 3
	CZQ	ZQ_a, ZQ_b	0.5	2.0	pF	1, 2, 3

Notes: 1. This parameter is not subject to production test. It is verified by design and characterization.


- 2. These parameters are measured on f = 100MHz, VOUT = VDDQ/2, TA = +25°C.
- 3. DOUT circuits are disabled.




Package Drawing

216-ball FBGA

Solder ball: Lead free





ECA-TS2-0441-01



Mode Register Specification

The following table shows the specifications of mode register values (MR5, 6, 7, 8) for the manufacturer ID and the device descriptions such as DRAM type, density, I/O and die revision.

MR#	MA <7:0>	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
5	05h	0	0	0	0	0	0	1	1				
0311	0311		Manufacturer ID : ELPIDA										
6 06h	06h	0	0	0	0	0	0	1	0				
0	OOH	Die Revision C											
7	07h	0	0	0	0	0	0	0	0				
'	0711		RFU : Default value										
8	08h	0	0	0	1	0	1	0	0				
		I/O :	×32		Density of	Type : S4							

Note: 1. The register values specify monolithic die information in a package.

Therefore, please refer to the block diagram for understanding whole memory configuration of the product containing multiple dice in a package.

ELPIDA

1. Electrical Conditions

- All voltages are referenced to VSS (GND)
- Execute power-up and Initialization sequence before proper device operation is achieved.
- Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DDR2 Mobile RAM Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

1.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings

Parameter	Symbol	min.	max.	Unit	Note
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	2
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.6	V	2
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	2, 3
Voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.6	V	
Storage Temperature	TSTG	-55	125	°C	

- Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

 This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - 2. See Power-Ramp section "Power-up, initialization and Power-Off" in the individual DDR2 Mobile RAM data sheet for relationship between power supplies.
 - 3. VREF \leq 0.6 x VDDQ; however, VREF may be \geq VDDQ provided that VREF \leq 300mV.
 - 4. Storage Temperature is the case surface temperature on the center/top side of the DDR2 Mobile RAM Device. For the measurement conditions, please refer to JESD51-2 standard.

Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

1.2 Recommended DC Operating Conditions

Table 2 Recommended DC Operating Conditions(TC = -30°C to +85°C)

Parameter	Symbol	min.	typ.	max.	Unit
Core Power1	VDD1	1.70	1.80	1.95	V
Core Power2, Input Buffer Power	VDD2	1.14	1.20	1.30	V
I/O Buffer Power	VDDQ	1.14	1.20	1.30	V

Data Sheet E1831E30 (Ver. 3.0)

2. Electrical Specifications

2.1 DC Characteristics 1

(TC = -30° C to $+85^{\circ}$ C, VDD1 = 1.70V to 1.95V, VDD2, VDDQ = 1.14V to 1.30V)

Table 3 IDD Specification Parameters and Operating Conditions

Symbol	Power	1066	800	Unit	Parameter/Condition
	Supply	max.	max.		
IDD0_1	VDD1	14	14	mA	All devices in operating one bank active-precharge
IDD0_2	VDD2	80	76	mA	tCK = tCK(avg)min; tRC = tRCmin; CKE is HIGH; //CS is HIGH between valid commands;
IDD0_IN	VDDQ	2.0	2.0	mA	CA bus inputs are SWITCHING; Data bus inputs are STABLE
IDD2P_1	VDD1	0.6	0.6	mA	All devices in idle power-down standby current
IDD2P_2	VDD2	1.6	1.6	mA	tCK = tCK(avg)min; CKE is LOW; /CS is HIGH; All banks idle; CA bus inputs are SWITCHING;
IDD2P_IN	VDDQ	0.2	0.2	mA	Data bus inputs are STABLE
IDD2PS_1	VDD1	0.6	0.6	mA	All devices in idle power-down standby current with clock stop
IDD2PS_2	VDD2	1.6	1.6	mA	CK=LOW, /CK=HIGH; CKE is LOW; /CS is HIGH; All banks idle; CA bus inputs are STABLE;
IDD2PS_IN	VDDQ	0.2	0.2	mA	Data bus inputs are STABLE
IDD2N_1	VDD1	1.2	1.2	mA	All devices in idle non power-down standby current
IDD2N_2	VDD2	28	24	mA	tCK = tCK(avg)min; CKE is HIGH; /CS is HIGH; All banks idle; CA bus inputs are SWITCHING;
IDD2N_IN	VDDQ	2.0	2.0	mA	Data bus inputs are STABLE
IDD2NS_1	VDD1	1.2	1.2	mA	All devices in idle non power-down standby current with clock stop
IDD2NS_2	VDD2	14	14	mA	CK=LOW, /CK=HIGH; CKE is HIGH; /CS is HIGH; All banks idle; CA bus inputs are STABLE;
IDD2NS_IN	VDDQ	2.0	2.0	mA	Data bus inputs are STABLE
IDD3P_1	VDD1	1.4	1.4	mA	All devices in active power-down standby current
IDD3P_2	VDD2	8.0	8.0	mA	tCK = tCK(avg)min; CKE is LOW; /CS is HIGH; One bank active; CA bus inputs are SWITCHING;
IDD3P_IN	VDDQ	0.2	0.2	mA	Data bus inputs are STABLE
IDD3PS_1	VDD1	1.4	1.4	mA	All devices in active power-down standby current with clock stop
IDD3PS_2	VDD2	8.0	8.0	mA	CK=LOW, /CK=HIGH; CKE is LOW; /CS is HIGH; One bank active; CA bus inputs are STABLE;
IDD3PS_IN	VDDQ	0.2	0.2	mA	Data bus inputs are STABLE
IDD3N_1	VDD1	3.0	3.0	mA	All devices in active non power-down standby current
IDD3N_2	VDD2	34	30	mA	tCK = tCK(avg)min; CKE is HIGH; /CS is HIGH; One bank active; CA bus inputs are SWITCHING;
IDD3N_IN	VDDQ	2.0	2.0	mA	Data bus inputs are STABLE
IDD3NS_1	VDD1	3.0	3.0	mA	All devices in active non power-down standby current with clock stop
IDD3NS_2	VDD2	20	20	mA	CK=LOW, /CK=HIGH; CKE is HIGH; /CS is HIGH; One bank active; CA bus inputs are STABLE;
IDD3NS_IN	VDDQ	2.0	2.0	mA	Data bus inputs are STABLE
IDD4R_1	VDD1	4.0	4.0	mA	All devices in operating burst read tCK = tCK(avg)min; /CS is HIGH between valid commands;
IDD4R_2	VDD2	320	250	mA	One bank active; BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer;

Table 3 IDD Specification Parameters and Operating Conditions (cont'd)

Symbol	Power	1066	800	Unit	Parameter/Condition
	Supply	max.	max.		
IDD4W_1	VDD1	4.0	4.0	mA	All devices in operating burst write
IDD4W_2	VDD2	360	280	mA	tCK = tCK(avg)min; /CS is HIGH between valid commands; One bank active; BL = 4; WL = WLmin;
IDD4W_IN	VDDQ	2.0	2.0	mA	CA bus inputs are SWITCHING; 50% data change each burst transfer;
IDD5_1	VDD1	46	46	mA	All devices in all bank auto-refresh
IDD5_2	VDD2	164	160	mA	tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh;
IDD5_IN	VDDQ	2.0	2.0	mA	CA bus inputs are SWITCHING; Data bus inputs are STABLE;
IDD5AB_1	VDD1	4.0	4.0	mA	All devices in all bank auto-refresh
IDD5AB_2	VDD2	30	24	mA	tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are SWITCHING;
IDD5AB_IN	VDDQ	2.0	2.0	mA	Data bus inputs are STABLE;
IDD5PB_1	VDD1	4.0	4.0	mA	All devices in per bank auto-refresh
IDD5PB_2	VDD2	30	24	mA	tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tREFI/8;
IDD5PB_IN	VDDQ	2.0	2.0	mA	CA bus inputs are SWITCHING; Data bus inputs are STABLE;
IDD8_1	VDD1	20	20	μΑ	All devices in deep power-down
IDD8_2	VDD2	20	20	μΑ	CK = LOW, /CK = HIGH; CKE is LOW; CA bus inputs are STABLE;
IDD8_IN	VDDQ	20	20	μΑ	Data bus inputs are STABLE;

Notes: 1. IDD values published are the maximum of the distribution of the arithmetic mean.

^{2.} IDD current specifications are tested after the device is properly initialized.

Table 4 IDD6 Full and Partial Array Self-Refresh Current

Parameter		Symbol	Value	Unit	Condition
Self-Refresh Current		IDD6_1	420	μΑ	All devices in self-refresh
+45°C	Full Array	IDD6_2	1200	μΑ	CK = LOW, /CK = HIGH; CKE is LOW;
		IDD6_IN	20	μА	CA bus inputs are STABLE;
		IDD6_1	260	μА	Data bus inputs are STABLE;
	1/2 Array	IDD6_2	780	μΑ	
		IDD6_IN	20	μΑ	
		IDD6_1	200	μΑ	
	1/4 Array	IDD6_2	540	μΑ	
		IDD6_IN	20	μΑ	
		IDD6_1	170	μΑ	
	1/8 Array	IDD6_2	420	μΑ	
		IDD6_IN	20	μΑ	
Self-Refresh Current	Full Array	IDD6_1	1100	μΑ	
+85°C		IDD6_2	3400	μΑ	
		IDD6_IN	200	μΑ	
		IDD6_1	800	μΑ	
	1/2 Array	IDD6_2	2400	μΑ	
		IDD6_IN	200	μΑ	
		IDD6_1	700	μΑ	
	1/4 Array	IDD6_2	1800	μΑ	
		IDD6_IN	200	μΑ	
	1/8 Array	IDD6_1	640	μΑ	
		IDD6_2	1500	μΑ	
		IDD6_IN	200	μΑ]

Note: 1. IDD6 85°C is the maximum and IDD6 45°C is typical of the distribution of the arithmetic mean.

2.2 DC Characteristics 2

(TC = -30° C to $+85^{\circ}$ C, VDD1 = 1.70V to 1.95V, VDD2, VDDQ = 1.14V to 1.30V)

Table 5 Electrical Characteristics and Operating Conditions

Symbol	min.	max.	Unit	Parameter/Condition	Note
IL	-2	+2	μΑ	Input leakage current: For CA, CKE, /CS, CK, /CK Any input 0V \leq VIN \leq VDD2 (All other pins not under test = 0V)	2
IVREF	-1	+1	μΑ	VREF supply leakage current: VREFDQ = VDDQ/2 or VREFCA = VDD2/2 (All other pins not under test = 0V)	1

Notes: 1. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.

2. Although DM is for input only, the DM leakage shall match the DQ and DQS, /DQS output leakage specification.

Data Sheet E1831E30 (Ver. 3.0)

12

2.3 AC Characteristics

 $(TC = -30^{\circ}C \text{ to } +85^{\circ}C, VDD1 = 1.70V \text{ to } 1.95V, VDD2, VDDQ = 1.14V \text{ to } 1.30V)$

Table 6 AC Characteristics Table*6

Parameter	Symbol	min. max.	min. tCK ^{*9}	1066	800	Unit
Max. Frequency*4			_	533	400	MHz
Clock Timing						'
Average Clock Period	tCK(avg)	min.	_	1.875	2.5	ns
Average Clock Fellou	ick(avg)	max.	_	10	00	ns
A common little modern with	tCH(avg)	min.	_	0.45		tCK(avg)
Average high pulse width		max.	_	0.55		
Average low pulse width	tCL(avg)	min.	_	0.4	45	tCK(avg)
Average low pulse within	iCL(avg)	max.	_	0.55		ick(avg)
Absolute Clock Period	tCK(abs)	min.	_	tCK(avg)(min.)	+ tJIT(per)(min.)	ps
Absolute clock HIGH pulse width (with allowed jitter)	tCH(abs),	min.	_	0.4	43	tCK(ava)
Absolute clock i fight pulse width (with allowed jitter)	allowed	max.	_	0.57		tCK(avg)
Absolute clock LOW pulse width (with allowed jitter)	tCL(abs),	min.	_	0.4	43	+CI((=,,=)
Absolute clock LOW pulse width (with allowed litter)	allowed	max.	_	0.57		tCK(avg)
Clock Period Jitter (with allowed jitter)	tJIT(per),	min.	_	-90	-100	ps
Clock Feriod Sitter (with allowed Jitter)	allowed	max.	_	90	100	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	tJIT(cc), allowed	max.	_	180	200	ps
Duty cycle Jitter (with allowed jitter)	tJIT(duty), allowed	min.	_	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) × tCK(avg)		- ps
buty cycle sitter (with anowed fitter)		max.	_	max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) x tCK(avg)		
Cumulative error across 2 cycles	tERR(2per), allowed	min.	_	-132	-147	ps
ournality crioi across 2 cycles		max.	_	132	147	
Cumulative error across 3 cycles	tERR(3per),	min.	_	-157	-175	- ps
Cumulative error across o cycles	allowed	max.	_	157	175	
Cumulative error across 4 cycles	tERR(4per),	min.	_	-175	-194	- ps
Cultidiative entit across 4 cycles	allowed	max.	_	175	194	
Cumulative error across 5 cycles	tERR(5per), allowed	min.	_	-188	-209	- ps
Carria attro citor across o cycles		max.	_	188	209	
Cumulative error across 6 cycles	tERR(6per), allowed	min.		-200	-222	ps
Outhdiative error across o cycles		max.	_	200	222	
Cumulative error across 7 cycles	tERR(7per), allowed	min.		-209	-232	ps
Carrialative error across 7 Gyoles		max.	_	209	232	

Table 6 AC Characteristics Table*6 (cont'd)

Parameter	Symbol	min. max.	min. tCK ^{*9}	1066	800	Unit
Cumulative error across 8 cycles	tERR(8per),	min.	_	-217	-241	- ps
Canada Constitution and	allowed	max.	_	217	241	
CHMUIATIVE EFFOR ACTORS 9 CVCIES	tERR(9per), allowed	min.	_	-224	-249	ps
		max.	_	224	249	P -
Cumulative error across 10 cycles	tERR(10per), allowed	min.	_	-231	-257	ps
		max.	_	231	257	,
Cumulative error across 11 cycles	tERR(11per),	min.	_	-237	-263	ps
·	allowed	max.	_	237	263	
Cumulative error across 12 cycles	tERR(12per),	min.	_	-242	-269	ps
,	allowed	max.	_	242	269	
Cumulativa arrar across n = 13, 14, 40, 50 avalos	tERR(nper),	min.	_	tERR(nper),allowed,min. = (1 + 0.68ln(n)) × tJIT(per),allowed,min.		
Cumulative error across n = 13, 14 49, 50 cycles	allowed	max.	_	tERR(nper),a (1 + 0.6/ tJIT(per),al	8ln(n)) ×	- ps
Read Parameters						
DQS output access time from CK, /CK	tDQSCK	min.	_	25	2500	
DQS output access time from CK, /CK	IDQSCK	max.	_	55	00	ps
DQSCK Delta Short*15	tDQSCKDS	max.	_	330	450	ps
DQSCK Delta Medium*16	tDQSCKDM	max.	_	680	900	ps
DQSCK Delta Long*17	tDQSCKDL	max.	_	920	1200	ps
DQS – DQ skew	tDQSQ	max.	_	200	240	ps
Data hold skew factor	tQHS	max.	_	230	280	ps
DQS Output High Pulse Width	tQSH	min.	_	tCH(ab	s) - 0.05	tCK(avg)
DQS Output Low Pulse Width	tQSL	min.	_	tCL(abs	s) - 0.05	tCK(avg)
Data Half Period	tQHP	min.	_	min(tQSH, tQSL)		tCK(avg)
DQ / DQS output hold time from DQS	tQH	min.	_	tQHP - tQHS		ps
Read preamble*12,*13	tRPRE	min.	_	0.9		tCK(avg)
Read postamble*12,*14	tRPST	min.	_	tCL(abs) - 0.05		tCK(avg)
DQS low-Z from clock*12	tLZ(DQS)	min.	_	tDQSCK(min.) - 300		ps
DQ low-Z from clock*12	tLZ(DQ)	min.	_	tDQSCK(min.) - (1.4 x tQHS(max.))		ps
DQS high-Z from clock*12	tHZ(DQS)	max.	_	tDQSCK(n	nax.) - 100	ps
DQ high-Z from clock*12	tHZ(DQ)	max.	_	tDQSCK (1.4 × tDQ	(max.) + SQ(max.))	ps

Table 6 AC Characteristics Table*6 (cont'd)

Parameter	Symbol	min. max.	min. tCK ^{*9}	1066	800	Unit	
Write Parameters*11							
DQ and DM input hold time (VREF based)	tDH	min.	_	210	270	ps	
DQ and DM input setup time (VREF based)	tDS	min.	_	210	270	ps	
DQ and DM input pulse width	tDIPW	min.	_	0.	35	tCK(avg)	
Write command to 1st DQS latching transition	tDQSS	min.	_	0.75		tCK(avg)	
White command to 1st bas latering transition	IDQ33	max.	_	1.	25	tCr(avy)	
DQS input high-level width	tDQSH	min.	_	0	.4	tCK(avg)	
DQS input low-level width	tDQSL	min.	_	0	.4	tCK(avg)	
DQS falling edge to CK setup time	tDSS	min.	_	0	.2	tCK(avg)	
DQS falling edge hold time from CK	tDSH	min.	_	0	.2	tCK(avg)	
Write postamble	tWPST	min.	_	0	.4	tCK(avg)	
Write preamble	tWPRE	min.	_	0.	35	tCK(avg)	
CKE Input Parameters						<u> </u>	
CKE min. pulse width (high and low pulse width)	tCKE	min.	3	3		tCK(avg)	
CKE input setup time	tISCKE*2	min.	_	0.25		tCK(avg)	
CKE input hold time	tIHCKE*3	min.	_	0.25		tCK(avg)	
Command Address Input Parameters*11							
Address and control input setup time	tIS*1	min.	_	220	290	ps	
Address and control input hold time	tIH ^{*1}	min.	_	220	290	ps	
Address and control input pulse width	tIPW	min.	_	0.	40	tCK(avg)	
Boot Parameters (10 MHz – 55 MHz)*5,*7,*8							
Clock Cycle Time	tCKb	max.	_	100		ns	
Glock Gydic Time		min.	_	18		113	
CKE Input Setup Time	tISCKEb	min.	_	2	.5	ns	
CKE Input Hold Time	tIHCKEb	min.	_	2.5		ns	
Address & Control Input Setup Time	tISb	min.	_	1150		ps	
Address & Control Input Hold Time	tlHb	min.	_	1150		ps	
DQS Output Data Access Time from CK, /CK	tDQSCKb	min.	_	2.0		ns	
Date Output Data Access Time from Cit, 7010	IDQUUND	max.	_	10.0		113	
Data Strobe Edge to Ouput Data Edge tDQSQb - 1.2	tDQSQb	max.	_	1.2		ns	
Data Hold Skew Factor	tQHSb	max.	_	1	.2	ns	
Mode Register Parameters							
Mode Register Write command period	tMRW	min.	5		5	tCK(avg)	
Mode Register Read command period	tMRR	min.	2	2	2	tCK(avg)	

Table 6 AC Characteristics Table*6 (cont'd)

Parameter	Symbol	min. max.	min. tCK ^{*9}	1066	800	Unit			
DDR2 Mobile RAM Core Parameters*9									
Read Latency	RL	min.	3	8	6	tCK(avg)			
Write Latency	WL	min.	1	4	3	tCK(avg)			
ACTIVE to ACTIVE command period	tRC	min.	-	tRAS + tRPab (with all-bank Precharge) tRAS + tRPpb (with per-bank Precharge)		ns			
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	tCKESR	min.	3	1	5	ns			
Self-refresh exit to next valid command delay	tXSR	min.	2	tRFCa	ab + 10	ns			
Exit power down to next valid command delay	tXP	min.	2	7	.5	ns			
CAS to CAS delay	tCCD	min.	2	:	2	tCK(avg)			
Internal Read to Precharge command delay	tRTP	min.	2	7	.5	ns			
RAS to CAS Delay	tRCD	min.	3	1	8	ns			
Row Precharge Time (single bank)	tRPpb	min.	3	1	8	ns			
Row Precharge Time (all banks)	tRPab	min.	3	21		ns			
Row Active Time	tRAS	min.	3	42		ns			
Now Active Time	TRAS	max.	_	70		μs			
Write Recovery Time	tWR	min.	3	15		ns			
Internal Write to Read Command Delay	tWTR	min.	2	7.5		ns			
Active bank A to Active bank B	tRRD	min.	2	10		ns			
Four Bank Activate Window	tFAW	min.	8	50		ns			
Minimum Deep Power Down Time	tDPD	min.	_	50	00	μs			
DDR2 Mobile RAM Refresh Requirement Parameters	5	•							
Refresh Window	tREFW	max.	_	3	32	ms			
Required number of REFRESH commands	R	min.	_	81	92				
Average time between REFRESH commands	tREFI	max.	_	3.9		μs			
(for reference only)	tREFIpb	max.	_	0.4875		μs			
Refresh Cycle time	tRFCab	min.	_	130		ns			
Per Bank Refresh Cycle time	tRFCpb	min.	_	60		ns			
Burst Refresh Window = 4 x 8 x tRFCab	tREFBW	min.	_	4.16		μs			
ZQ Calibration Parameters*9	ZQ Calibration Parameters*9								
Initialization Calibration Time	tZQINIT	min.			1	μs			
Long Calibration Time	tZQCL	min.	6	360		ns			
Short Calibration Time	tZQCS	min.	6	9	00	ns			
Calibration Reset Time	tZQRESET	min.	3	5	50	ns			

Data Sheet E1831E30 (Ver. 3.0) **ELPID 1**6

Notes: 1. Input set-up/hold time for signal(CA0 - CA9, /CS).

- 2. CKE input setup time is measured from CKE reaching high/low voltage level to CK, /CK crossing.
- 3. CKE input hold time is measured from CK, /CK crossing to CKE reaching high/low voltage level.
- 4. Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
- 5. To guarantee device operation before the DDR2 Mobile RAM Device is configured a number of AC boot timing parameters are defined in the Table 6 on page 13. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
- 6. Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
- The DDR2 Mobile RAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition" in the individual DDR2 Mobile RAM data sheet.
- 8. The output skew parameters are measured with Ron default settings into the reference load.
- 9. These parameters should be satisfied with both specification, analog (ns) value and min. tCK.
- 10. All AC timings assume an input slew rate of 1V/ns.
- 11. Read, Write, and Input Setup and Hold values are referenced to VREF.
- 12. For low-to-high and high-to-low transitions the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure 1 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.




Figure 1 — tLZ and tHZ Method for Calculating Transition and Endpoints

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS-/DQS.

- 13. Measured from the start driving of DQS /DQS to the start driving the first rising strobe edge.
- 14. Measured from the from start driving the last falling strobe edge to the stop driving DQS /DQS.
- 15. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock iitter.</p>
- 16. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6µs rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.</p>
- 17. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.

ELPIDΛ

Data Sheet E1831E30 (Ver. 3.0)

2.3.1 HSUL_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 2 — HSUL_12 Driver Output Reference Load for Timing and Slew Rate

Note: 1. All output timing parameter values (like tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc) are reported with respect to this reference load. This reference load is also used to report slew rate.

Data Sheet E1831E30 (Ver. 3.0) **ELPID**18

NOTES FOR CMOS DEVICES

(1) PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

Mobile RAM is a trademark of Elpida Memory, Inc.

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

[Product applications]

Be aware that this product is for use in typical electronic equipment for general-purpose applications. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, this product is not intended for use in the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury. Customers are instructed to contact Elpida Memory's sales office before using this product for such applications.

[Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

[Usage environment]

Usage in environments with special characteristics as listed below was not considered in the design. Accordingly, our company assumes no responsibility for loss of a customer or a third party when used in environments with the special characteristics listed below.

Example

- 1) Usage in liquids, including water, oils, chemicals and organic solvents.
- 2) Usage in exposure to direct sunlight or the outdoors, or in dusty places.
- 3) Usage involving exposure to significant amounts of corrosive gas, including sea air, CL₂, H₂S, NH₃, SO₂, and NO_x.
- 4) Usage in environments with static electricity, or strong electromagnetic waves or radiation.
- 5) Usage in places where dew forms.
- 6) Usage in environments with mechanical vibration, impact, or stress.
- 7) Usage near heating elements, igniters, or flammable items.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E1007