


# **ESDAVLC6-1BF4**

# Single-line low capacitance Transil™, transient surge voltage suppressor (TVS)

Datasheet - production data



### **Features**

- · Bidirectional device
- · Multiple ESD strike sustainability
- Very low capacitance: 7 pF max at 0 V
- · Low leakage current
- Ultra small PCB area
- RoHS compliant

#### Complies with the following standards

- IEC 61000-4-2:
  - ±15 kV (air discharge)
  - ±8 kV (contact discharge)

# **Applications**

Where transient over voltage protection in ESD sensitive equipment is required, such as:


- · Portable multimedia devices and accessories
- Notebooks
- Digital camera and camcorders
- · Communication systems
- · Cellular phone handsets and accessories

# **Description**

The ESDAVLC6-1BF4 is a bidirectional single line TVS diode designed to protect the data lines or other I/O ports against ESD transients.

The device is ideal for applications where both reduced line capacitance and board space saving are required.

Figure 1. Functional diagram



TM: Transil is a trademark of STMicroelectronics

May 2015 DocID023119 Rev 2 1/9

Characteristics ESDAVLC6-1BF4

# 1 Characteristics

Table 1. Absolute maximum ratings ( $T_{amb} = 25 \text{ °C}$ )

Symbol	Pai	Value	Unit	
V <sub>PP</sub> <sup>(1)</sup>	Peak pulse voltage	IEC 61000-4-2 contact discharge IEC 61000-4-2 air discharge	±15	kV
T <sub>op</sub>	Operating temperature range	-30 to +85	°C	
I <sub>PP</sub>	Peak pulse current (8/20 μs)	3	Α	
T <sub>stg</sub>	Storage temperature range	- 55 to +150	ç	

<sup>1.</sup> For a surge greater than the maximum values, the diode will fail in short-circuit.

Figure 2. Electrical characteristics (definitions)




Table 2. Electrical characteristics (values,  $T_{amb} = 25$  °C)

Symbol	Test condition	Min.	Тур.	Max.	Unit
$V_{BR}$	Breakdown voltage, I <sub>RM</sub> = 1 mA	6		10	V
I <sub>RM</sub>	Leakage current, V <sub>RM</sub> = 3 V per line			100	nA
R <sub>d</sub>	Dynamic resistance, pulse width 100 ns		1.7		Ω
C <sub>LINE</sub>	Line capacitance, F = 1 MHz, V <sub>OSC</sub> 30 mV	4		7	pF
V <sub>CL</sub>	+8 kV contact discharge after 30 ns IEC 61000 4-2		35		V

577

2/9 DocID023119 Rev 2

ESDAVLC6-1BF4 Characteristics





Figure 5. Junction capacitance versus reverse Figure 6. Relative variation of peak pulse power applied voltage (typical values) versus initial junction temperature C(pF) P<sub>PP</sub>(W) 10 F=1 MHz V<sub>osc</sub>=30mV<sub>RMS</sub> T<sub>j</sub>=25 °C 100.0 8/20µs 80.0 60.0 5 40.0 3 20.0 2  $T_j(^{\circ}C)$ V<sub>R</sub>(V) 0.0 25 35 45 75 85 95



**Package information** ESDAVLC6-1BF4

#### **Package information** 2

- Epoxy meets UL94, V0
- Lead-free package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.

#### 2.1 0201 package information





Figure 9. 0201 package outline

Table 3. 0201 package mechanical data

	Dimensions							
Ref.	Millimeters				Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	0.28	0.3	0.32	0.0110	0.0118	0.0126		
b	0.125	0.14	0.155	0.0049	0.0055	0.0061		
D	0.57	0.6	0.63	0.0224	0.0236	0.0248		
D1		0.35			0.0138			
Е	0.27	0.3	0.33	0.0106	0.0118	0.0130		
E1	0.175	0.19	0.205	0.0069	0.0075	0.0081		
fD	0.11	0.125	0.14	0.0043	0.0049	0.0055		
fE	0.04	0.055	0.07	0.0016	0.0022	0.0028		

4/9 DocID023119 Rev 2 ESDAVLC6-1BF4 Package information

#### **Packing information** 2.2



The marking codes can be rotated by 90° or 180° to differentiate assembly location. In no Note: case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Bar indicates Pin 1 Ø  $1.5 \pm 0.1$ 2.0 ± 0.05  $4.0 \pm 0.1$ 0.22 8.0 + 0.03 - 0.01 0.67  $3.5 \pm 0.05$  $0.36 \pm 0.03$  $0.38 \pm 0.03$ 2.0 ± 0.05 User direction of unreeling All dimensions in mm


Figure 12. Tape and reel outline

# 3 Recommendation on PCB assembly

## 3.1 Stencil opening design

- 1. General recommendations on stencil opening design
  - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 13. Stencil opening dimensions



b) General design rule


Stencil thickness (T) = 75  $\sim$  125  $\mu$ m

Aspect Ratio = 
$$\frac{W}{T} \ge 1.5$$

Aspect Area = 
$$\frac{L \times W}{2T(L + W)} \ge 0.66$$

- 2. Recommended stencil window
  - a) Stencil opening thickness: 80 μm
  - b) Other dimensions: see Figure 14

Figure 14. Recommended stencil window position, stencil opening thickness: 80 µm



6/9

### 3.2 Solder paste

- 1. Use halide-free flux, qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste recommended.
- 3. Offers a high tack force to resist component displacement during PCB movement.
- 4. Use solder paste with fine particles: Type 4 (powder particle size 20-48  $\mu$ m per IPC J STD-005).

### 3.3 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
- 3. Standard tolerance of ± 0.05 mm is recommended.
- 4. 1.0 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

### 3.4 PCB design preference

- To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

# 3.5 Reflow profile

Figure 15. ST ECOPACK® recommended soldering reflow profile for PCB mounting




Note: Minimize air convection currents in the reflow oven to avoid component movement.

DocID023119 Rev 2

Ordering information ESDAVLC6-1BF4

# 4 Ordering information

Figure 16. Ordering information scheme



**Table 4. Ordering information** 

Order code	Marking	Package	Weight	Base qty	Delivery mode
ESDAVLC6-1BF4	D <sup>(1)</sup>	0201	0.116 mg	15 000	Tape and reel

<sup>1.</sup> The marking codes can be rotated by 90° or 180° to differentiate assembly location

# 5 Revision history

**Table 5. Document revision history** 

Date	Revision	Changes
02-May-2012	1	First issue
20-May-2015		Updated package graphics and dimensions. Updated <i>Table 2</i> and <i>Figure 16</i> . Removed internal restriction.

57

### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved



DocID023119 Rev 2

9/9