

# SDR SDRAM

## MT48LC2M32B2 - 512K x 32 x 4 Banks

**Features** 

- · PC100-compliant
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto precharge, includes concurrent auto precharge and auto refresh modes
- Self refresh mode (not available on AT devices)
- · Auto refresh
  - 64ms, 4096-cycle refresh (commercial and industrial)
  - 16ms, 4096-cycle refresh (automotive)
- LVTTL-compatible inputs and outputs
- Single 3.3V ±0.3V power supply
- Supports CAS latency (CL) of 1, 2, and 3

Options	Marking
<ul> <li>Configuration</li> </ul>	_
<ul> <li>2 Meg x 32 (512K x 32 x 4 banks)</li> </ul>	2M32B2
<ul> <li>Plastic package – OCPL<sup>1</sup></li> </ul>	
- 86-pin TSOP II (400 mil) standard	TG
- 86-pin TSOP II (400 mil) Pb-free	P
- 90-ball VFBGA (8mm x 13mm) Pb-	B5
free	
• Timing – cycle time	
- 5ns (200 MHz)	-5
- 5.5ns (183 MHz)	$-55^{2}$
- 6ns (167 MHz)	$-6A^{3}$
- 6ns (167 MHz)	-6 <sup>2</sup>
- 7ns (143 MHz)	$-7^{2}$
<ul> <li>Operating temperature range</li> </ul>	
<ul><li>Commercial (0°C to +70°C)</li></ul>	None
<ul><li>Industrial (–40°C to +85°C)</li></ul>	IT
<ul><li>Automotive (–40°C to +105°C)</li></ul>	${ m AT^4}$
• Revision	:G/:J

- Notes: 1. Off-center parting line.
  - 2. Available only on revision G.
  - 3. Available only on revision J.
  - 4. Contact Micron for availability.

### **Table 1: Key Timing Parameters**

CL = CAS (READ) latency

Speed Grade	Clock Frequency (MHz)	Target <sup>t</sup> RCD- <sup>t</sup> RP-CL	<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
-5	200	3-3-3	15	15	15
-55	183	3-3-3	16.5	16.5	16.5
-6A	167	3-3-3	18	18	18
-6	167	3-3-3	18	18	18
-7	143	3-3-3	20	20	21



### **Table 2: Address Table**

Parameter	2 Meg x 32
Configuration	512K x 32 x 4 banks
Refresh count	4K
Row addressing	2K A[10:0]
Bank addressing	4 BA[1:0]
Column addressing	256 A[7:0]

## Table 3: 64Mb (x32) SDR Part Numbering

Part Numbers	Architecture	Package
MT48LC2M32B2TG	2 Meg x 32	86-pin TSOP II
MT48LC2M32B2P	2 Meg x 32	86-pin TSOP II
MT48LC2M32B2B5 <sup>1</sup>	2 Meg x 32	90-ball VFBGA

Note: 1. FBGA Device Decoder: www.micron.com/decoder.



# **Contents**

Important Notes and Warnings	7
General Description	
Automotive Temperature	8
Functional Block Diagrams	
Pin and Ball Assignments and Descriptions	10
Package Dimensions	13
Temperature and Thermal Impedance	15
Electrical Specifications	18
Electrical Specifications – I <sub>DD</sub> Parameters	20
Electrical Specifications – AC Operating Conditions	
Functional Description	25
Commands	
COMMAND INHIBIT	26
NO OPERATION (NOP)	
LOAD MODE REGISTER (LMR)	27
ACTIVE	27
READ	28
WRITE	29
PRECHARGE	30
BURST TERMINATE	30
REFRESH	31
AUTO REFRESH	31
SELF REFRESH	31
Truth Tables	32
Initialization	37
Mode Register	39
Burst Length	41
Burst Type	41
CAS Latency	43
Operating Mode	43
Write Burst Mode	43
Bank/Row Activation	44
READ Operation	45
WRITE Operation	54
Burst Read/Single Write	61
PRECHARGE Operation	62
Auto Precharge	62
AUTO REFRESH Operation	
SELF REFRESH Operation	
Power-Down	
Clack Suspand	



# **List of Figures**

Figure 1:	2 Meg x 32 Functional Block Diagram	9
Figure 2:	86-Pin TSOP (Top View)	10
Figure 3:	90-Ball VFBGA (Top View)	11
Figure 4:	86-Pin Plastic TSOP II (400 mil) – Package Codes TG/P	13
	90-Ball VFBGA (8mm x 13mm) – Package Codes B5	
Figure 6:	Example: Temperature Test Point Location, 86-Pin TSOP (Top View)	16
Figure 7:	Example: Temperature Test Point Location, 90-Ball FBGA (Top View)	17
	ACTIVE Command	
Figure 9:	READ Command	28
	WRITE Command	
Figure 11:	PRECHARGE Command	30
Figure 12:	Initialize and Load Mode Register	38
Figure 13:	Mode Register Definition	40
Figure 14:	CAS Latency	43
Figure 15:	Example: Meeting ${}^{t}RCD$ (MIN) When $2 < {}^{t}RCD$ (MIN)/ ${}^{t}CK \le 3$	44
Figure 16:	Consecutive READ Bursts	46
Figure 17:	Random READ Accesses	47
Figure 18:	READ-to-WRITE	48
	READ-to-WRITE With Extra Clock Cycle	
	READ-to-PRECHARGE	
	Terminating a READ Burst	
	Alternating Bank Read Accesses	
	READ Continuous Page Burst	
	READ – DQM Operation	
	WRITE Burst	
0	WRITE-to-WRITE	
	Random WRITE Cycles	
	WRITE-to-READ	
	WRITE-to-PRECHARGE	
0	Terminating a WRITE Burst	
	Alternating Bank Write Accesses	
	WRITE – Continuous Page Burst	
	WRITE – DQM Operation	
	READ With Auto Precharge Interrupted by a READ	
	READ With Auto Precharge Interrupted by a WRITE	
	READ With Auto Precharge	
	READ Without Auto Precharge	
0	Single READ With Auto Precharge	
	Single READ Without Auto Precharge	
	WRITE With Auto Precharge Interrupted by a READ	
	WRITE With Auto Precharge Interrupted by a WRITE	
	WRITE With Auto Precharge	
	WRITE Without Auto Precharge	
	Single WRITE With Auto Precharge	
	Single WRITE Without Auto Precharge	
	Auto Refresh Mode	
	Self Refresh Mode	
O	Power-Down Mode	
	Clock Suspend During WRITE Burst	
	Clock Suspend During READ Burst	
riguit 30:	Clock duspella Daring READ barst	υU







# **List of Tables**

Table 1: Key Timing Parameters	1
Table 2: Address Table	2
Table 3: 64Mb (x32) SDR Part Numbering	
Table 4: Pin and Ball Descriptions	
Table 5: Temperature Limits	
Table 6: Thermal Impedance Simulated Values	16
Table 7: Absolute Maximum Ratings	18
Table 8: DC Electrical Characteristics and Operating Conditions	18
Table 9: Capacitance	19
Table 10: I <sub>DD</sub> Specifications and Conditions – Revision G	20
Table 11: I <sub>DD</sub> Specifications and Conditions – Revision J	21
Table 12: Electrical Characteristics and Recommended AC Operating Conditions	22
Table 13: AC Functional Characteristics	23
Table 14: Truth Table – Commands and DQM Operation	26
Table 15: Truth Table – Current State Bank <i>n</i> , Command to Bank <i>n</i>	32
Table 16: Truth Table – Current State Bank n, Command to Bank m	34
Table 17: Truth Table – CKE	36
Table 18: Rurst Definition Table	42



## **Important Notes and Warnings**

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAIL-URE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.

# **General Description**

The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 67,108,864-bit banks is organized as 8192 rows by 2048 columns by 4 bits. Each of the 16,777,216-bit banks is organized as 2048 rows by 256 columns by 32 bits.



Read and write accesses to the SDRAM are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA[1:0] select the bank; A[10:0] select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable read or write burst lengths (BL) of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 64Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.

The 64Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAM devices offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access.

## **Automotive Temperature**


The automotive temperature (AT) option adheres to the following specifications:

- · 16ms refresh rate
- Self refresh not supported
- Ambient and case temperature cannot be less than -40°C or greater than +105°C



# **Functional Block Diagrams**

Figure 1: 2 Meg x 32 Functional Block Diagram





# **Pin and Ball Assignments and Descriptions**

Figure 2: 86-Pin TSOP (Top View)

VDD         □ 1 •         86         □ Vss           DQ0         □ 2         85         □ DQ15           VDDQ         □ 3         84         □ VssQ           DQ1         □ 4         83         □ DQ13           DQ2         □ 5         82         □ DQ13           VssQ         □ 6         81         □ VbDQ           DQ3         □ 7         80         □ DQ12           DQ4         □ 8         □ 79         □ DQ11           VbDQ         □ 9         78         □ VssQ           DQ5         □ 10         □ 77         □ DQ10           DQ6         □ 11         □ 76         □ DQ9           VssQ         □ 12         □ 75         □ VbDQ           DQ7         □ 13         □ 74         □ DQ8           NC         □ 14         □ 73         □ NC           VbD         □ 15         □ 72         □ Vss           DQM0         □ 16         □ 71         □ DQM1           VE#         □ 17         □ 0         □ NU           CS#         □ 20         67         □ CKE           RAS#         □ 19         68         □ CLK           CS#						`	
DQ0         □         2         85         □         DQ15           VDDQ         □         3         84         □         VssQ           DQ1         □         4         83         □         DQ14           DQ2         □         5         82         □         DQ13           VssQ         □         6         81         □         VDDQ           DQ3         □         7         80         □         DQ12           DQ4         □         8         79         □         DQ11           VDQQ         □         9         78         □         VSsQ           DQ5         □         10         77         □         DQ10           DQ6         □         11         76         □         DQ9           VssQ         □         12         75         □         VDDQ           DQ7         □         13         74         □         DQ8           NC         □         14         73         □         NC           DQM7         □         15         72         □         Vss           DQM8         □         16         71	Vnn	1		$\bigcirc$	86	Н	Vss
VDDQ         □ 3         84         □ VSSQ           DQ1         □ 4         83         □ DQ14           DQ2         □ 5         82         □ DQ13           VsSQ         □ 6         81         □ VDDQ           DQ3         □ 7         80         □ DQ12           DQ4         □ 8         □ 79         □ DQ11           VDDQ         □ 9         □ 78         □ VSSQ           DQ5         □ 10         □ 77         □ DQ10           DQ6         □ 11         □ 76         □ DQ9           VSSQ         □ 12         □ 75         □ VDDQ           DQ7         □ 13         □ 74         □ DQ8           NC         □ 14         □ 73         □ NC           VDD         □ 15         □ 72         □ VSS           DQM0         □ 16         □ 11         □ DQM1           VSS         □ 18         □ 09         □ NC           RAS#         □ 19         □ 08         □ CLK           CS#         □ 20         □ 07         □ CKE           NC         □ 21         □ 06         □ 07         □ CKE           A1         □ 26         □ 07         □ 07			•				
DQ1       ■ 4       83       ■ DQ14         DQ2       □ 5       82       ■ DQ13         VssQ       □ 6       81       □ VDDQ         DQ3       □ 7       80       ■ DQ12         DQ4       ■ 8       79       ■ DQ11         VDQ       □ 9       78       □ VssQ         DQ5       □ 10       77       ■ DQ10         DQ6       □ 11       76       ■ DQ9         VssQ       □ 12       75       □ VDQ9         VssQ       □ 12       75       □ VDQ0         DQ7       □ 13       74       ■ DQ8         NC       □ 14       73       □ NC         VDQ       □ 15       72       □ Vss         DQM0       □ 16       71       □ DQM1         WE#       □ 17       70       □ NU         CAS#       □ 18       69       □ NC         CS#       □ 20       67       □ CKE         NC       □ 21       66       □ A9         BA0       □ 22       65       □ A8         BA1       □ 23       64       □ A7         A1       □ 26       61       □ A4 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
DQ2         □ 5         82         □ DQ13           VssQ         □ 6         81         □ VDDQ           DQ3         □ 7         80         □ DQ12           DQ4         □ 8         79         □ DQ11           VDDQ         □ 9         78         □ VssQ           DQ5         □ 10         77         □ DQ10           DQ6         □ 11         76         □ DQ9           VssQ         □ 12         75         □ VDDQ           DQ7         □ 13         74         □ DQ8           NC         □ 14         73         NC           VDQ         □ 15         72         □ Vss           DQM0         □ 16         71         □ DQM1           WE#         □ 17         70         □ NU           CAS#         □ 18         69         □ NC           RAS#         □ 19         68         □ CLK           CS#         □ 20         67         □ CKE           NC         □ 21         66         □ A9           BA1         □ 23         64         □ A7           A1         □ 26         61         □ A4           A2         □ 27	•					ш	VssQ
VssQ         □         6         81         □         VodQ           DQ3         □         7         80         □         DQ12           DQ4         □         8         79         □         DQ11           VDQ         □         9         78         □         VssQ           DQ5         □         10         77         □         DQ10           DQ6         □         11         76         □         DQ9           VssQ         □         12         75         □         VoDQ           DQ7         □         13         74         □         DQ8           NC         □         14         73         □         NC           VDD         □         15         72         □         Vss           DQM0         □         16         71         □         DQM1         Vss         □         NC         □         NU         Vss         □         NU         □         Ss         □         CLK         CKE         □         NC         □         AS         □         AS         □         AS         □         AS         □         AS         □		<b>4</b>			83		DQ14
VssQ         □         6         81         □         VodQ           DQ3         □         7         80         □         DQ12           DQ4         □         8         79         □         DQ11           VDQ         □         9         78         □         VssQ           DQ5         □         10         77         □         DQ10           DQ6         □         11         76         □         DQ9           VssQ         □         12         75         □         VoDQ           DQ7         □         13         74         □         DQ8           NC         □         14         73         □         NC           VDD         □         15         72         □         Vss           DQM0         □         16         71         □         DQM1         Vss         □         NC         □         NU         Vss         □         NU         □         Ss         □         CLK         CKE         □         NC         □         AS         □         AS         □         AS         □         AS         □         AS         □	DO2	5			82		DO13
DQ3       ☐ 7       80       ☐ DQ12         DQ4       ☐ 8       79       ☐ DQ11         VDDQ       ☐ 9       78       ☐ VSSQ         DQ5       ☐ 10       77       ☐ DQ10         DQ6       ☐ 11       76       ☐ DQ9         VSSQ       ☐ 12       75       ☐ VDDQ         DQ7       ☐ 13       74       ☐ DQ8         NC       ☐ 14       73       ☐ NC         VDD       ☐ 15       72       ☐ VSS         DQM0       ☐ 16       71       ☐ DQM1         WE#       ☐ 17       70       ☐ NU         CAS#       ☐ 18       69       ☐ NC         RAS#       ☐ 19       68       ☐ CLK         CS#       ☐ 20       67       ☐ CKE         NC       ☐ 21       66       ☐ A9         BA0       ☐ 22       65       ☐ A8         BA1       ☐ 23       64       ☐ A7         A1       ☐ 26       61       ☐ A4         A2       ☐ 27       60       ☐ A3         DQM2       ☐ 28       59       ☐ DQM3         VSSQ       ☐ 32       55       ☐ DQ30 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
DQ4       ■ 8       79       ■ DQ11         VDDQ       □ 9       78       □ VssQ         DQ5       □ 10       77       ■ DQ10         DQ6       □ 11       76       ■ DQ9         VssQ       □ 12       75       □ VDDQ         DQ7       □ 13       74       ■ DQ8         NC       □ 14       73       □ NC         VDD       □ 15       72       □ Vss         DQM0       □ 16       71       □ DQM1         WE#       □ 17       70       □ NU         CAS#       □ 18       69       □ NC         RAS#       □ 19       68       □ CLK         CS#       □ 20       67       □ CKE         NC       □ 21       66       □ A9         BA0       □ 22       65       □ A8         BA1       □ 23       64       □ A7         A1       □ 26       61       □ A4         A2       □ 27       60       □ A3         DQM2       □ 28       59       □ DQM3         VbD       □ 29       58       □ Vss         NC       □ 30       57       □ NC	•					1	
VDDQ         □         9         78         □         VsSQ           DQ5         □         10         77         □         DQ10           DQ6         □         11         76         □         DQ9           VsSQ         □         12         75         □         VDDQ           DQ7         □         13         74         □         DQ8           NC         □         14         73         □         NC           VDD         □         15         72         □         Vss           DQM0         □         16         71         □         DQM1           WE#         □         17         70         □         NU           CAS#         □         18         69         □         NC           RAS#         □         19         68         □         CLK           CS#         □         20         67         □         CKE           NC         □         21         66         □         A9           BA0         □         22         65         □         A8           BA1         □         26         61							
DQ5       □ 10       77       □ DQ10         DQ6       □ 11       76       □ DQ9         VssQ       □ 12       75       □ VDDQ         DQ7       □ 13       74       □ DQ8         NC       □ 14       73       □ NC         VDD       □ 15       72       □ Vss         DQM0       □ 16       71       □ DQM1         WE#       □ 17       70       □ NU         CAS#       □ 18       69       □ NC         RAS#       □ 19       68       □ CLK         CS#       □ 20       67       □ CKE         NC       □ 21       66       □ A9         BA0       □ 22       65       □ A8         BA1       □ 23       64       □ A7         A1       □ 24       63       □ A6         A2       □ 27       60       □ A3         DQM2       □ 28       59       DQM3         VbD       □ 29       58       □ Vss         NC       □ 30       57       □ NC         DQ16       □ 31       56       □ DQ31         VssQ       □ 32       55       □ DQ30	DQ4	■ 8			79		DQ11
DQ5       □ 10       77       □ DQ10         DQ6       □ 11       76       □ DQ9         VssQ       □ 12       75       □ VbDQ         DQ7       □ 13       74       □ DQ8         NC       □ 14       73       □ NC         VbD       □ 15       72       □ Vss         DQM0       □ 16       71       □ DQM1         WE#       □ 17       70       □ NU         CAS#       □ 18       69       □ NC         RAS#       □ 19       68       □ CLK         CS#       □ 20       67       □ CKE         NC       □ 21       66       □ A9         BA0       □ 22       65       □ A8         BA1       □ 23       64       □ A7         A1       □ 26       61       □ A4         A2       □ 27       60       □ A3         DQM2       □ 28       59       DQM3         VbD       □ 29       58       □ Vss         NC       □ 30       57       □ NC         BQ16       □ 31       56       □ DQ31         VssQ       □ 32       55       □ DQ30	VddQ	□ 9			78		VssQ
DQ6       □ 11       76       □ DQ9         VssQ       □ 12       75       □ VDDQ         DQ7       □ 13       74       □ DQ8         NC       □ 14       73       □ NC         VDD       □ 15       72       □ Vss         DQM0       □ 16       71       □ DQM1         WE#       □ 17       70       □ NU         CAS#       □ 18       69       □ NC         RAS#       □ 19       68       □ CLK         CS#       □ 20       67       □ CKE         NC       □ 21       66       □ A9         BA0       □ 22       65       □ A8         BA1       □ 23       64       □ A7         A10       □ 24       63       □ A6         A2       □ 27       60       □ A3         DQM2       □ 28       59       □ DQM3         VbD       □ 29       58       □ Vss         NC       □ 30       57       □ NC         DQ16       □ 31       56       □ DQ31         VssQ       □ 32       55       □ DQ30         DQ17       □ 33       54       □ DQ30     <	DO5	10	)		77		DO10
VSSQ         □         12         75         □         VDQQ           DQ7         □         13         74         □         DQ8           NC         □         14         73         □         NC           VDD         □         15         72         □         VSS           DQM0         □         16         71         □         DQM1           WE#         □         17         70         □         NU           CAS#         □         18         69         □         NC           CAS#         □         19         68         □         CLK           CS#         □         20         67         □         CKE           NC         □         21         66         □         A9           BA0         □         22         65         □         A8           BA1         □         23         64         □         A7           A1         □         26         61         □         A4           A2         □         27         60         □         A3           DQM2         □         28         □         DQ							
DQ7       □ 13       74       □ DQ8         NC       □ 14       73       □ NC         VDD       □ 15       72       □ Vss         DQM0       □ 16       71       □ DQM1         WE#       □ 17       70       □ NU         CAS#       □ 18       69       □ NC         RAS#       □ 19       68       □ CLK         CS#       □ 20       67       □ CKE         NC       □ 21       66       □ A9         BA0       □ 22       65       □ A8         BA1       □ 23       64       □ A7         A10       □ 24       63       □ A6         A2       □ 27       60       □ A3         DQM2       □ 28       59       □ DQM3         VDD       □ 29       58       □ Vss         NC       □ 30       57       □ NC         DQ16       □ 31       56       □ DQ31         VssQ       □ 32       55       □ VspQ         DQ17       □ 33       54       □ DQ30         DQ18       □ 34       53       □ DQ29         VbDQ       □ 35       52       □ VspQ		I .					
NC       □ 14       73       □ NC         VDD       □ 15       72       □ Vss         DQM0       □ 16       71       □ DQM1         WE#       □ 17       70       □ NU         CAS#       □ 18       69       □ NC         RAS#       □ 19       68       □ CLK         CS#       □ 20       67       □ CKE         NC       □ 21       66       □ A9         BA0       □ 22       65       □ A8         BA1       □ 23       64       □ A7         A10       □ 24       63       □ A6         A2       □ 25       62       □ A5         A1       □ 26       61       □ A4         A2       □ 27       60       □ A3         DQM2       □ 28       59       □ DQM3         VbD       □ 29       58       □ Vss         NC       □ 30       57       □ NC         DQ16       □ 31       56       □ DQ31         VssQ       □ 33       54       □ DQ30         DQ17       □ 33       54       □ DQ29         VbDQ       □ 35       52       □ VssQ		I .					
VDD         □         15         72         □         VSS           DQM0         □         16         71         □         DQM1           WE#         □         17         70         □         NU           CAS#         □         18         69         □         NC           RAS#         □         19         68         □         CLK           CS#         □         20         67         □         CKE           NC         □         21         66         □         A9           BAO         □         22         65         □         A8           BA1         □         23         64         □         A7           A10         □         24         63         □         A6           A0         □         25         62         □         A5           A1         □         26         61         □         A3           DQM2         □         28         59         □         DQM3           VSSQ         □         32         55         □         DQ231           VssQ         □         32         55         <	DQ7	13	3		74		DQ8
DQM0         □         16         71         □         DQM1           WE#         □         17         70         □         NU           CAS#         □         18         69         □         NC           RAS#         □         19         68         □         CLK           CS#         □         20         67         □         CKE           NC         □         21         66         □         A9           BAO         □         22         65         □         A8           BA1         □         23         64         □         A7           A10         □         24         63         □         A6           A0         □         25         62         □         A5           A1         □         26         61         □         A4           A2         □         27         60         □         A3           DQM2         □         28         59         □         DQM3           VSSQ         □         32         55         □         DQ31           VssQ         □         32         55	NC	□□ 14	ļ		73	ш	NC
DQM0         □         16         71         □         DQM1           WE#         □         17         70         □         NU           CAS#         □         18         69         □         NC           RAS#         □         19         68         □         CLK           CS#         □         20         67         □         CKE           NC         □         21         66         □         A9           BAO         □         22         65         □         A8           BA1         □         23         64         □         A7           A10         □         24         63         □         A6           A0         □         25         62         □         A5           A1         □         26         61         □         A4           A2         □         27         60         □         A3           DQM2         □         28         59         □         DQM3           VSSQ         □         32         55         □         DQ31           VssQ         □         32         55	Vpp	□ 15	5		72	Ш	Vss
WE#         □         17         70         □         NU           CAS#         □         18         69         □         NC           RAS#         □         19         68         □         CLK           CS#         □         20         67         □         CKE           NC         □         21         66         □         A9           BAO         □         22         65         □         A8           BA1         □         23         64         □         A7           A10         □         24         63         □         A6           A1         □         26         61         □         A4           A2         □         27         60         □         A3           DQM2         □         28         59         □         DQM3           VbD         □         29         58         □         Vss           NC         □         30         57         □         NC           DQ16         □         31         56         □         DQ31           VssQ         □         32         55         □<		I .				F	
CAS# □ 18 69 □ NC RAS# □ 19 68 □ CLK CS# □ 20 67 □ CKE NC □ 21 66 □ A9 BA0 □ 22 65 □ A8 BA1 □ 23 64 □ A7 A10 □ 24 63 □ A6 A0 □ 25 62 □ A5 A1 □ 26 61 □ A4 A2 □ 27 60 □ A3 DQM2 □ 28 59 □ DQM3 VDD □ 29 58 □ Vss NC □ 30 57 □ NC DQ16 □ 31 56 □ DQ31 VssQ □ 32 55 □ VDDQ DQ17 □ 33 54 □ DQ30 DQ18 □ 34 53 □ DQ29 VDDQ □ 35 52 □ VssQ DQ19 □ 36 51 □ DQ28 DQ20 □ 37 50 □ DQ27 VssQ □ 38 49 □ VDDQ DQ21 □ 39 48 □ DQ26 DQ22 □ 40 47 □ DQ25 VDDQ □ 41 46 □ VssQ DQ23 □ 42 45 □ DQ24	•	1					
RAS# □ 19 68 □ CLK  CS# □ 20 67 □ CKE  NC □ 21 66 □ A9  BA0 □ 22 65 □ A8  BA1 □ 23 64 □ A7  A10 □ 24 63 □ A6  A0 □ 25 62 □ A5  A1 □ 26 61 □ A4  A2 □ 27 60 □ A3  DQM2 □ 28 59 □ DQM3  VDD □ 29 58 □ Vss  NC □ 30 57 □ NC  DQ16 □ 31 56 □ DQ31  VssQ □ 32 55 □ VDDQ  DQ17 □ 33 54 □ DQ30  DQ18 □ 34 53 □ DQ29  VDDQ □ 35 52 □ VssQ  DQ19 □ 36 51 □ DQ28  DQ20 □ 37 50 □ DQ27  VssQ □ 38 49 □ VDDQ  DQ21 □ 39 48 □ DQ26  DQ22 □ 40 47 □ DQ25  VDDQ □ 41 46 □ VssQ  DQ23 □ 42 45 □ DQ24		I .					
CS# □ 20 67 □ CKE  NC □ 21 66 □ A9  BA0 □ 22 65 □ A8  BA1 □ 23 64 □ A7  A10 □ 24 63 □ A6  A0 □ 25 62 □ A5  A1 □ 26 61 □ A4  A2 □ 27 60 □ A3  DQM2 □ 28 59 □ DQM3  Vbb □ 29 58 □ Vss  NC □ 30 57 □ NC  DQ16 □ 31 56 □ DQ31  VssQ □ 32 55 □ VbbQ  DQ17 □ 33 54 □ DQ30  DQ18 □ 34 53 □ DQ29  VbbQ □ 35 52 □ VssQ  DQ19 □ 36 51 □ DQ28  DQ20 □ 37 50 □ DQ27  VssQ □ 38 49 □ VbbQ  DQ21 □ 39 48 □ DQ26  DQ22 □ 40 47 □ DQ25  VbDQ □ 41 46 □ VssQ  DQ23 □ 42 45 □ DQ24							
NC       □       21       66       □       A9         BAO       □       22       65       □       A8         BA1       □       23       64       □       A7         A10       □       24       63       □       A6         A0       □       25       62       □       A5         A1       □       26       61       □       A4         A2       □       27       60       □       A3         DQM2       □       28       59       □       DQM3         VbD       □       29       58       □       Vss         NC       □       30       57       □       NC         DQ16       □       31       56       □       DQ31         VssQ       □       32       55       □       VDDQ         DQ17       □       33       54       □       DQ30         DQ18       □       34       53       □       DQ29         VbDQ       □       35       52       □       VssQ         DQ21       □       37       50       □       DQ27						1	
BAO						$\Box$	
BA1	NC	□□ 21			66		A9
BA1	BA0	□ 22	<u>)                                    </u>		65		A8
A10	BA1		3				A7
A0							Α6
A1							
A2       □ 27       60       □ A3         DQM2       □ 28       59       □ DQM3         VDD       □ 29       58       □ Vss         NC       □ 30       57       □ NC         DQ16       □ 31       56       □ DQ31         VssQ       □ 32       55       □ VDDQ         DQ17       □ 33       54       □ DQ30         DQ18       □ 34       53       □ DQ29         VDQ1       □ 35       52       □ VssQ         DQ21       □ 36       51       □ DQ28         DQ20       □ 37       50       □ DQ27         VssQ       □ 38       49       □ VbDQ         DQ21       □ 39       48       □ DQ26         DQ22       □ 40       47       □ DQ25         VDDQ       □ 41       46       □ VssQ         DQ23       □ 42       45       □ DQ24							
DQM2       □       28       59       □       DQM3         VDD       □       29       58       □       Vss         NC       □       30       57       □       NC         DQ16       □       31       56       □       DQ31         VssQ       □       32       55       □       VDDQ         DQ17       □       33       54       □       DQ30         DQ18       □       34       53       □       DQ29         VDQ1       □       35       52       □       VssQ         DQ21       □       36       51       □       DQ28         DQ20       □       37       50       □       DQ27         VssQ       □       38       49       □       VbDQ         DQ21       □       39       48       □       DQ26         DQ22       □       40       47       □       DQ25         VbDQ       □       41       46       □       VssQ         DQ23       □       42       45       □       DQ24		I .					
VDD       □       29       58       □       Vss         NC       □       30       57       □       NC         DQ16       □       31       56       □       DQ31         VssQ       □       32       55       □       VDDQ         DQ17       □       33       54       □       DQ30         DQ18       □       34       53       □       DQ29         VDQ1       □       35       52       □       VssQ         DQ19       □       36       51       □       DQ28         DQ20       □       37       50       □       DQ27         VssQ       □       38       49       □       VbDQ         DQ21       □       39       48       □       DQ26         DQ22       □       40       47       □       DQ25         VbDQ       □       41       46       □       VssQ         DQ23       □       42       □       45       □       DQ24		<b>I</b>					
NC       □       30       57       □       NC         DQ16       □       31       56       □       DQ31         VssQ       □       32       55       □       VDDQ         DQ17       □       33       54       □       DQ30         DQ18       □       34       53       □       DQ29         VDQ1       □       35       52       □       VssQ         DQ19       □       36       51       □       DQ28         DQ20       □       37       50       □       DQ27         VssQ       □       38       49       □       VbDQ         DQ21       □       39       48       □       DQ26         DQ22       □       40       47       □       DQ25         VbDQ       □       41       46       □       VssQ         DQ23       □       42       45       □       DQ24							
NC       □       30       57       □       NC         DQ16       □       31       56       □       DQ31         VssQ       □       32       55       □       VDDQ         DQ17       □       33       54       □       DQ30         DQ18       □       34       53       □       DQ29         VDQ1       □       35       52       □       VssQ         DQ19       □       36       51       □       DQ28         DQ20       □       37       50       □       DQ27         VssQ       □       38       49       □       VbDQ         DQ21       □       39       48       □       DQ26         DQ22       □       40       47       □       DQ25         VbDQ       □       41       46       □       VssQ         DQ23       □       42       45       □       DQ24	Vdd		)		58		Vss
DQ16       31       56       DQ31         VssQ       32       55       VDDQ         DQ17       33       54       DQ30         DQ18       34       53       DQ29         VDDQ       35       52       VssQ         DQ19       36       51       DQ28         DQ20       37       50       DQ27         VssQ       38       49       VbDQ         DQ21       39       48       DQ26         DQ22       40       47       DQ25         VbDQ       41       46       VssQ         DQ23       42       45       DQ24		TH 30	)		57	Н	NC
VssQ       □       32       55       □       VddQ         DQ17       □       33       54       □       DQ30         DQ18       □       34       53       □       DQ29         VbDQ       □       35       52       □       VssQ         DQ19       □       36       51       □       DQ28         DQ20       □       37       50       □       DQ27         VssQ       □       38       49       □       VbDQ         DQ21       □       39       48       □       DQ26         DQ22       □       40       47       □       DQ25         VbDQ       □       41       46       □       VssQ         DQ23       □       42       45       □       DQ24							
DQ17       33       54       DQ30         DQ18       34       53       DQ29         VDDQ       35       52       VssQ         DQ19       36       51       DQ28         DQ20       37       50       DQ27         VssQ       38       49       VDDQ         DQ21       39       48       DQ26         DQ22       40       47       DQ25         VDDQ       41       46       VssQ         DQ23       42       45       DQ24							
DQ18       ■ 34       53       ■ DQ29         VDDQ       □ 35       52       □ VssQ         DQ19       ■ 36       51       ■ DQ28         DQ20       □ 37       50       ■ DQ27         VssQ       □ 38       49       □ VDDQ         DQ21       □ 39       48       ■ DQ26         DQ22       □ 40       47       ■ DQ25         VDDQ       □ 41       46       □ VssQ         DQ23       □ 42       45       ■ DQ24	•						
VDDQ       □ 35       52       □ VssQ         DQ19       □ 36       51       □ DQ28         DQ20       □ 37       50       □ DQ27         VssQ       □ 38       49       □ VDDQ         DQ21       □ 39       48       □ DQ26         DQ22       □ 40       47       □ DQ25         VDDQ       □ 41       46       □ VssQ         DQ23       □ 42       45       □ DQ24							
DQ19       36       51       DQ28         DQ20       37       50       DQ27         VssQ       38       49       VDDQ         DQ21       39       48       DQ26         DQ22       40       47       DQ25         VDDQ       41       46       VssQ         DQ23       42       45       DQ24		-				1	
DQ20       37       50       DQ27         VssQ       38       49       VbDQ         DQ21       39       48       DQ26         DQ22       40       47       DQ25         VbDQ       41       46       VssQ         DQ23       42       45       DQ24	VDD $Q$	□ 35	5		52	$\Box$	VssQ
DQ20       ■ 37       50       ■ DQ27         VssQ       □ 38       49       □ VddQ         DQ21       ■ 39       48       ■ DQ26         DQ22       ■ 40       47       ■ DQ25         VddQ       □ 41       46       □ VssQ         DQ23       ■ 42       45       ■ DQ24	DQ19	36	, )		51		DQ28
VSsQ       □ 38       49       □ VDDQ         DQ21       □ 39       48       □ DQ26         DQ22       □ 40       47       □ DQ25         VDDQ       □ 41       46       □ VssQ         DQ23       □ 42       45       □ DQ24		37	,		50		
DQ21						Ш	-
DQ22       ■ 40       47       ■ DQ25         VDDQ       □ 41       46       □ VssQ         DQ23       ■ 42       45       ■ DQ24		I .					
VDDQ       □       41       46       □       VssQ         DQ23       □       42       45       □       DQ24	-						-
DQ23	-						
VDD 43 44 Vss	DQ23	I .			45		DQ24
	VDD	□□ 43	3		44	$\Box$	Vss
				/ \_		J	

Note: 1. Package may or may not be assembled with a location notch.



Figure 3: 90-Ball VFBGA (Top View)

	1	2	3	4	5	6	7	8	9
Α	DQ26	DQ24	V <sub>SS</sub>				$\bigvee_{V_{DD}}$	DQ23	DQ21
В	DQ28	$V_{DDQ}$	V <sub>SSQ</sub>				V <sub>DDQ</sub>	V <sub>SSQ</sub>	DQ19
С	V <sub>SSQ</sub>	DQ27	DQ25				DQ22	DQ20	V <sub>DDQ</sub>
D	V <sub>SSQ</sub>	DQ29	DQ30				DQ17	DQ18	V <sub>DDQ</sub>
E	V <sub>DDQ</sub>	DQ31	NC				NC	DQ16	V <sub>SSQ</sub>
F	V <sub>SS</sub>	DQM3	A3				A2	DQM2	V <sub>DD</sub>
G	A4	A5	A6				A10	A0	A1
Н	A7	A8	NC				NC	BA1	NC NC
J	CLK	CKE	A9				BA0	CS#	RAS#
K	DQM1	NU	NC				CAS#	WE#	DQM0
L	V <sub>DDQ</sub>	DQ8	V <sub>SS</sub>				$V_{DD}$	DQ7	V <sub>SSQ</sub>
M	V <sub>SSQ</sub>	DQ10	DQ9				DQ6	DQ5	V <sub>DDQ</sub>
N	V <sub>SSQ</sub>	DQ12	DQ14				DQ1	DQ3	V <sub>DDQ</sub>
Р	DQ11	V <sub>DDQ</sub>	V <sub>SSQ</sub>				V <sub>DDQ</sub>	V <sub>SSQ</sub>	DQ4
R	DQ11	DQ15	VSSQ				V <sub>DDQ</sub>	DQ0	DQ2




# **Table 4: Pin and Ball Descriptions**

Symbol	Туре	Description
CLK	Input	<b>Clock:</b> CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides precharge power-down and SELF REFRESH operation (all banks idle), active power-down (row active in any bank), or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH, but READ/WRITE bursts already in progress will continue, and DQM operation will retain its DQ mask capability while CS# is HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
CAS#, RAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered.
DQM[3:0]	Input	<b>Input/output mask:</b> DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) during a READ cycle. DQM0 corresponds to DQ[7:0]; DQM1 corresponds to DQ[15:8]; DQM2 corresponds to DQ[23:16]; and DQM3 corresponds to DQ[31:24]. DQM[3:0] are considered same state when referenced as DQM.
BA[1:0]	Input	<b>Bank address input(s):</b> BA[1:0] define to which bank the ACTIVE, READ, WRITE, or PRE-CHARGE command is being applied.
A[10:0]	Input	<b>Address inputs:</b> A[10:0] are sampled during the ACTIVE command (row address A[10:0]) and READ or WRITE command (column address A[7:0] with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRE-CHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA[1:0] (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
DQ[31:0]	I/O	Data input/output: Data bus.
$V_{\mathrm{DDQ}}$	Supply	<b>DQ power supply:</b> DQ power to the die for improved noise immunity.
V <sub>SSQ</sub>	Supply	<b>DQ ground:</b> DQ ground to the die for improved noise immunity.
V <sub>DD</sub>	Supply	Power supply: 3.3V ±0.3V.
V <sub>SS</sub>	Supply	Ground.
NC	_	No connect: These pins/balls should be left unconnected.
NU	_	Not used.



# **Package Dimensions**


Figure 4: 86-Pin Plastic TSOP II (400 mil) - Package Codes TG/P



- Notes: 1. All dimensions are in millimeters.
  - 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
  - 3. "2X" means the notch is present in two locations (both ends of the device).
  - 4. Package may or may not be assembled with a location notch.



Figure 5: 90-Ball VFBGA (8mm x 13mm) - Package Codes B5



- Notes: 1. All dimensions are in millimeters.
  - 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
  - 3. Recommended pad size for PCB is 0.33mm ±0.025mm.



# **Temperature and Thermal Impedance**

It is imperative that the SDRAM device's temperature specifications, shown in Temperature Limits below, be maintained to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed in Table 6 (page 16) for the applicable die revision and packages being made available. These thermal impedance values vary according to the density, package, and particular design used for each device.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications" prior to using the thermal impedances listed in Table 6 (page 16). To ensure the compatibility of current and future designs, contact Micron Applications Engineering to confirm thermal impedance values.

The SDRAM device's safe junction temperature range can be maintained when the  $T_{\rm C}$  specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required to satisfy the case temperature specifications.

**Table 5: Temperature Limits** 

Parameter	Symbol	Min	Max	Unit	Notes	
Operating case temperature	Commercial	T <sub>C</sub>	0	80	°C	1, 2, 3, 4
	Industrial		-40	90		
	Automotive		-40	105		
Junction temperature	Commercial	T <sub>J</sub>	0	85	°C	3
	Industrial		-40	95		
	Automotive		-40	110		
Ambient temperature	Commercial	T <sub>A</sub>	0	70	°C	3, 5
	Industrial		-40	85		
	Automotive		-40	105		
Peak reflow temperature	•	T <sub>PEAK</sub>	_	260	°C	

#### Notes

- 1. MAX operating case temperature T<sub>C</sub> is measured in the center of the package on the top side of the device, as shown in Figure 6 (page 16) and Figure 7 (page 17).
- 2. Device functionality is not guaranteed if the device exceeds maximum T<sub>C</sub> during operation.
- 3. All temperature specifications must be satisfied.
- 4. The case temperature should be measured by gluing a thermocouple to the top-center of the component. This should be done with a 1mm bead of conductive epoxy, as defined by the JEDEC EIA/JESD51 standards. Take care to ensure that the thermocouple bead is touching the case.
- 5. Operating ambient temperature surrounding the package.




**Table 6: Thermal Impedance Simulated Values** 

Die Revision	Package	Substrate	ΘJA (°C/W) Airflow = 0m/s	⊝JA (°C/W) Airflow = 1m/s	⊝JA (°C/W) Airflow = 2m/s	⊝JB (°C/W)	ΘJC (°C/W)
G	86-pin TSOP	Low Con- ductivity	95.2	75.3	69.0	66.5	12.7
		High Con- ductivity	66.6	57.7	54.6	53.6	
	90-ball VFBGA	Low Con- ductivity	70.6	57.6	69.5	35.7	7.95
		High Con- ductivity	54	47.3	52.7	35.2	
J	86-pin TSOP	Low Con- ductivity	122.3	105.6	98.1	89.5	20.7
		High Con- ductivity	101.9	93.5	88.8	87.6	
	90-ball VFBGA	Low Con- ductivity	76.8	63.1	63.1	50.1	10.4
		High Con- ductivity	56.3	49.6	46.9	43.5	

- Notes: 1. For designs expected to last beyond the die revision listed, contact Micron Applications Engineering to confirm thermal impedance values.
  - 2. Thermal resistance data is sampled from multiple lots, and the values should be viewed as typical.
  - 3. These are estimates; actual results may vary.


Figure 6: Example: Temperature Test Point Location, 86-Pin TSOP (Top View)



Note: 1. Package may or may not be assembled with a location notch.



Figure 7: Example: Temperature Test Point Location, 90-Ball FBGA (Top View)





# **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 7: Absolute Maximum Ratings** 

Voltage/Temperature	Symbol	Min	Max	Unit
Voltage on V <sub>DD</sub> , V <sub>DDQ</sub> supply relative to V <sub>SS</sub>	$V_{DD}$ , $V_{DDQ}$	-1	4.6	V
Voltage on inputs, NC, or I/O pins relative to V <sub>SS</sub>	V <sub>IN</sub>	-1	4.6	V
Storage temperature (plastic)	T <sub>STG</sub>	-55	150	°C
Power dissipation	_	_	1	W

## **Table 8: DC Electrical Characteristics and Operating Conditions**

Notes 1–3 apply to all parameters and conditions:  $V_{DD} = 3.3V + 0.3V$ 

Notes 1–3 apply to all parameters and co	Traitions, VDD, VDDQ = 313					
Parameter/Condition		Symbol	Min	Max	Unit	Notes
Supply voltage		$V_{DD}$ , $V_{DDQ}$	3	3.6	V	
Input high voltage: Logic 1; All inputs		V <sub>IH</sub>	2	V <sub>DD</sub> + 0.3	V	4
Input low voltage: Logic 0; All inputs		V <sub>IL</sub>	-0.3	0.8	V	4
Output high voltage: I <sub>OUT</sub> = -4mA		V <sub>OH</sub>	2.4	-	V	
Output low voltage: I <sub>OUT</sub> = 4mA		V <sub>OL</sub>	_	0.4	V	
Input leakage current: Any input $0V \le V$ not under test = $0V$ )	$_{\rm IN} \le V_{\rm DD}$ (All other pins	IL	<b>-</b> 5	5	μА	
Output leakage current: DQs are disable	d; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DDQ</sub>	I <sub>OZ</sub>	-5	5	μΑ	
Operating temperature:	Commercial	T <sub>A</sub>	0	70	°C	
	Industrial	T <sub>A</sub>	-40	85	°C	
	Automotive	T <sub>A</sub>	-40	105	°C	

- Notes: 1. All voltages referenced to V<sub>SS</sub>.
  - 2. An initial pulse of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured (V<sub>DD</sub> and V<sub>DDO</sub> must be powered up simultaneously. V<sub>SS</sub> and V<sub>SSO</sub> must be at same potential). The two AUTO REFRESH command wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is excee-
  - 3.  $V_{DD.min} = 3.135V$  for -6, -55, and -5 speed grades.
  - 4.  $V_{IH}$  overshoot:  $V_{IH,max} = V_{DDQ} + 1.2V$  for a pulse width  $\leq 3$ ns, and the pulse width cannot be greater than one-third of the cycle rate.  $V_{IL}$  undershoot:  $V_{IL,min} = -1.2V$  for a pulse width ≤3ns, and the pulse width cannot be greater than one-third of the cycle rate.



## **Table 9: Capacitance**

Note 1 applies to all parameters and conditions

Package	Parameter	Min	Max	Unit
TSOP Package	Input capacitance: CLK	2.5	4.0	pF
	Input capacitance: All other input-only balls/pins	2.5	4.0	pF
	Input/output capacitance: DQ	4.0	6.5	pF
VFBGA Package	Input capacitance: CLK	1.5	4.0	pF
	Input capacitance: All other input-only balls/pins	1.5	4.0	pF
	Input/output capacitance: DQ	3	6.5	pF

Note: 1. This parameter is sampled.  $V_{DD}$ ,  $V_{DDQ} = 3.3V$ ; f = 1 MHz,  $T_A = 25$ °C; pin under test biased at 1.4V. AC can range from 0pF to 6pF.



# **Electrical Specifications – IDD Parameters**

## Table 10: I<sub>DD</sub> Specifications and Conditions - Revision G

Notes 1–5 apply to all parameters and conditions;  $V_{DD}$ ,  $V_{DDQ}$  = 3.3V ±0.3V

			M	ах			
Parameter/Condition	Symbol	-5	-55	-6	-7	Unit	Notes
Operating current: Active mode; Burst = 2; READ or WRITE; ${}^{t}RC \ge {}^{t}RC$ (MIN);CL = 3	I <sub>DD1</sub>	200	190	150	130	mA	6, 7, 8, 9
Standby current: Power-down mode; All banks idle; CKE = LOW	I <sub>DD2</sub>	2	2	2	2	mA	
Standby current: Active mode; CKE = HIGH; CS# = HIGH; All banks active after ${}^{t}$ RCD met; No accesses in progress	I <sub>DD3</sub>	80	70	60	50	mA	6, 8, 9, 10
Operating current: Burst mode; Continuous burst; READ or WRITE; All banks active; CL = 3	I <sub>DD4</sub>	280	260	180	160	mA	6, 7, 8, 9
Auto refresh current: $CL = 3$ ; $CKE$ , $CS# = HIGH$ $^{t}RFC = ^{t}RFC$ (MIN)	I <sub>DD5</sub>	225	225	225	225	mA	6, 7, 8, 9, 10
Self refresh current: CKE ≤ 0.2V	I <sub>DD6</sub>	2	2	2	2	mA	11



## Table 11: I<sub>DD</sub> Specifications and Conditions – Revision J

Notes 1–5 apply to all parameters and conditions;  $V_{DD}$ ,  $V_{DDO} = 3.3V \pm 0.3V$ 

Parameter/Condition		Symbol	-5	-6A	Unit	Notes			
Operating current: Active mode; Burst = 2; READ or W = 3	RITE; ${}^{t}RC \ge {}^{t}RC$ (MIN); CL	I <sub>DD1</sub>	140	120	mA	6, 7, 8, 9			
Standby current: Power-down mode; All banks idle; Ck	(E = LOW	I <sub>DD2</sub>	2.5	2.5	mA				
Standby current: Active mode; CKE = HIGH; CS# = HIGH †RCD met; No accesses in progress	H; All banks active after	I <sub>DD3</sub>	45	45	mA	6, 8, 9, 10			
Operating current: Burst mode; Continuous burst; REA tive; CL = 3	D or WRITE; All banks ac-	I <sub>DD4</sub>	140	120	mA	6, 7, 8, 9			
Auto refresh current: CL = 3; CKE, CS# = HIGH	I <sub>DD5</sub>	200	180	mA	6, 7, 8, 9, 10				
Self refresh current: CKE ≤ 0.2V		I <sub>DD6</sub>	3	3	mA	11			

- Notes: 1. All voltages referenced to  $V_{SS}$ .
  - 2. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (V<sub>DD</sub> and V<sub>DDO</sub> must be powered up simultaneously. V<sub>SS</sub> and V<sub>SSQ</sub> must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is excee-
  - 3. AC timing and  $I_{DD}$  tests have  $V_{IL} = 0.25V$  and  $V_{IH} = 2.75V$ , with timing referenced to 1.5V crossover point.
  - 4. I<sub>DD</sub> specifications are tested after the device is properly initialized.
  - 5.  $V_{DD} = 3.135V$  for -6, -55, and -5 speed grades.
  - 6. I<sub>DD</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
  - 7. The  $I_{DD}$  current will decrease as the CL is reduced. This is due to the fact that the maximum cycle rate is slower as the CL is reduced.
  - 8. Address transitions average one transition every two clocks.
  - 9.  ${}^{t}CK = 7$ ns for -7, 6ns for -6, 5.5ns for -55, and 5ns for -5.
  - 10. Other input signals are allowed to transition no more than once in any two-clock period and are otherwise at valid V<sub>IH</sub> or V<sub>IL</sub> levels.
  - 11. Enables on-chip refresh and address counters.



# **Electrical Specifications – AC Operating Conditions**

## **Table 12: Electrical Characteristics and Recommended AC Operating Conditions**

Notes 1–5 apply to all parameters and conditions;  $V_{DD}$ ,  $V_{DDO} = 3.3V \pm 0.3V$ 

Notes 1–5 apply to all				<b>-5</b>	· ·	55		<b>A</b> <sup>6</sup>		-6		-7		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from CLK	CL = 3	tAC(3)	_	4.5	_	5	_	5.4	_	5.5	_	5.5	ns	
(positive edge)	CL = 2	tAC(2)	_	_	_	_	_	7.5	_	7.5	_	8	ns	
	CL = 1	tAC(1)	_	_	_	-	_	17	_	17	_	17	ns	
Address hold time		<sup>t</sup> AH	1	_	1	-	0.8	_	1	_	1	_	ns	
Address setup time		<sup>t</sup> AS	1.5	_	1.5	-	1.5	_	1.5	_	2	_	ns	
CLK high-level width		<sup>t</sup> CH	2	_	2	-	2.5	_	2.5	_	2.75	_	ns	
CLK low-level width		<sup>t</sup> CL	2	_	2	1	2.5	_	2.5	_	2.75	_	ns	
Clock cycle time	CL = 3	tCK(3)	5	_	5.5	1	6	_	6	_	7	_	ns	7
	CL = 2	tCK(2)	_	_	_	-	10	_	10	-	10	_	ns	7
	CL = 1	tCK(1)	_	-	_	_	20	_	20	-	20	_	ns	7
CKE hold time		<sup>t</sup> CKH	1	-	1	_	0.8	_	1	-	1	_	ns	
CKE setup time		<sup>t</sup> CKS	1.5	-	1.5	_	1.5	_	1.5	-	2	_	ns	
CS#, RAS#, CAS#, WE# hold time	, DQM	<sup>t</sup> CMH	1	-	1	-	0.8	-	1	_	1	_	ns	
CS#, RAS#, CAS#, WE# setup time	, DQM	<sup>t</sup> CMS	1.5	-	1.5	_	1.5	-	1.5	-	2	-	ns	
Data-in hold time		<sup>t</sup> DH	1	_	1	_	0.8	_	1	_	1	_	ns	
Data-in setup time		<sup>t</sup> DS	1.5	_	1.5	-	1.5	_	1.5	_	2	_	ns	
Data-out High-Z time	CL = 3	tHZ(3)	4.5	_	5	-	_	5.4	-	5.5	_	5.5	ns	8
	CL = 2	tHZ(2)	_	_	_	-	_	7.5	-	7.5	_	8	ns	8
	CL = 1	tHZ(1)	_	_	_	-	_	17	-	17	_	17	ns	8
Data-out Low-Z time		<sup>t</sup> LZ	1	-	1	_	1	_	1	-	1	_	ns	
Data-out hold time		tOH	1.5	-	2	_	3	_	2	-	2.5	_	ns	
ACTIVE-to-PRECHARG mand	E com-	tRAS	38.7	120k	38.7	120k	42	120k	42	120k	42	120k	ns	
ACTIVE-to-ACTIVE corperiod	nmand	<sup>t</sup> RC	55	_	55	-	60	_	60	_	70	_	ns	9
AUTO REFRESH period	d	tRFC	60	_	60	-	60	_	60	_	70	_	ns	
ACTIVE-to-READ or W	'RITE	<sup>t</sup> RCD	15	-	16.5	-	18	_	18	-	20	_	ns	
Refresh period (4096	rows)	<sup>t</sup> REF	_	64	_	64	_	64	_	64	_	64	ms	
Refresh period – auto (4096 rows)	motive	<sup>t</sup> REF <sub>AT</sub>	-	16	-	16	_	16	-	16	-	16	ms	
PRECHARGE command	d peri-	<sup>t</sup> RP	15	-	16.5	_	18	-	18	-	20	-	ns	
ACTIVE bank a to ACT bank b command	TVE	<sup>t</sup> RRD	10	_	11	_	12	_	12	_	14	_	ns	10



## **Table 12: Electrical Characteristics and Recommended AC Operating Conditions (Continued)**

Notes 1–5 apply to all parameters and conditions;  $V_{DD}$ ,  $V_{DDO} = 3.3V \pm 0.3V$ 

		•	·5	-!	55	-6	A <sup>6</sup>	-	-6	-	·7		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Transition time	<sup>t</sup> T	0.3	1.2	0.3	1.2	0.3	1.2	0.3	1.2	0.3	1.2	ns	11
WRITE recovery time	tWR	2	_	2	-	1	-	1	_	1	_	<sup>t</sup> CK	12
						CLK		CLK		CLK			
						+		+		+			
						6ns		6ns		7ns			
						12	_	12	_	14	_	ns	13
Exit SELF REFRESH-to-ACTIVE command	tXSR	55	_	55	_	67	_	70	-	70	_	ns	14

#### **Table 13: AC Functional Characteristics**

Notes 2-5 apply to all parameters and conditions

Notes 2–5 apply to all parameters and conditions				0105	_			
Parameter	Symbol	-5	-55	-6/6A	-7	Unit	Notes	
READ/WRITE command to READ/WRITE command		<sup>t</sup> CCD	1	1	1	1	<sup>t</sup> CK	15
CKE to clock disable or power-down entry mode		<sup>t</sup> CKED	1	1	1	1	<sup>t</sup> CK	16
CKE to clock enable or power-down exit setup mo	de	<sup>t</sup> PED	1	1	1	1	<sup>t</sup> CK	16
DQM to input data delay	<sup>t</sup> DQD	0	0	0	0	<sup>t</sup> CK	15	
DQM to data mask during WRITEs	<sup>t</sup> DQM	0	0	0	0	<sup>t</sup> CK	15	
DQM to data High-Z during READs	<sup>t</sup> DQZ	2	2	2	2	<sup>t</sup> CK	15	
WRITE command to input data delay	<sup>t</sup> DWD	0	0	0	0	<sup>t</sup> CK	15	
Data-in to ACTIVE command	CL = 3	tDAL(3)	5	5	5	5	<sup>t</sup> CK	17, 18
	CL = 2	tDAL(2)	_	-	4	4	<sup>t</sup> CK	17, 18
	CL = 1	tDAL(1)	-	-	3	3	<sup>t</sup> CK	17, 18
Data-in to PRECHARGE command	'	<sup>t</sup> DPL	2	2	2	2	<sup>t</sup> CK	18, 19
Last data-in to burst STOP command		<sup>t</sup> BDL	1	1	1	1	<sup>t</sup> CK	15
Last data-in to new READ/WRITE command		<sup>t</sup> CDL	1	1	1	1	<sup>t</sup> CK	15
Last data-in to PRECHARGE command		<sup>t</sup> RDL	2	2	2	2	<sup>t</sup> CK	18, 19
LOAD MODE REGISTER command to ACTIVE or RE	FRESH	<sup>t</sup> MRD	2	2	2	2	<sup>t</sup> CK	20
command								
Data-out to High-Z from PRECHARGE command	CL = 3	tROH(3)	3	3	3	3	<sup>t</sup> CK	15
	CL = 2	tROH(2)	_	-	2	2	<sup>t</sup> CK	15
	CL = 1	tROH(1)	_	_	1	1	<sup>t</sup> CK	15


- Notes: 1. Minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range is ensured:
  - $0^{\circ}C \le T_A \le +70^{\circ}C$  (commercial)
  - $-40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  +85 $^{\circ}$ C (industrial)
  - $-40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  +105 $^{\circ}$ C (automotive)
  - 2. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (V<sub>DD</sub> and V<sub>DDO</sub> must be powered



# 64Mb: x32 SDRAM Electrical Specifications – AC Operating Conditions

up simultaneously.  $V_{SS}$  and  $V_{SSQ}$  must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.

- 3. In addition to meeting the transition rate specification, the clock and CKE must transit between  $V_{IH}$  and  $V_{IH}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
- 4. Outputs measured at 1.5V with equivalent load:



- 5. AC timing and  $I_{DD}$  tests have  $V_{IL}$  = 0.25V and  $V_{IH}$  = 2.75V, with timing referenced to 1.5V crossover point.
- 6. Not applicable for revision G.
- 7. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including <sup>t</sup>WR, and PRECHARGE commands). CKE may be used to reduce the data rate.
- 8. <sup>t</sup>HZ defines the time at which the output achieves the open circuit condition; it is not a reference to V<sub>OH</sub> or V<sub>OL</sub>. The last valid data element will meet <sup>t</sup>OH before going High-Z.
- 9. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.
- 10. JEDEC and PC100 specify three clocks.
- 11. AC characteristics assume <sup>t</sup>T = 1ns.
- 12. Auto precharge mode only.
- 13. Check factory for availability of specially screened devices having <sup>t</sup>WR = 10ns. <sup>t</sup>WR = 1 <sup>t</sup>CK for 100 MHz and slower (<sup>t</sup>CK = 10ns and higher) in manual precharge.
- 14. CLK must be toggled a minimum of two times during this period.
- 15. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 16. Timing is specified by <sup>t</sup>CKS. Clock(s) specified as a reference only at minimum cycle rate.
- 17. Timing is specified by <sup>t</sup>WR plus <sup>t</sup>RP. Clock(s) specified as a reference only at minimum cycle rate.
- 18. Based on  ${}^{t}CK = 143 \text{ MHz}$  for -7, 166 MHz for -6, 183 MHz for -55, and 200 MHz for -5.
- 19. Timing is specified by <sup>t</sup>WR.
- 20.  ${}^{t}CK = 7$ ns for -7, 6ns for -6, 5.5ns for -55, and 5ns for -5.



# **Functional Description**

In general, this 64Mb SDRAM device (512K x 32x 4 banks) is a quad-bank DRAM that operates at 3.3V and include a synchronous interface. All signals are registered on the positive edge of the clock signal, CLK. Each of the 16,777,216-bit banks is organized as 2048 rows by 256 columns by 32 bits.

Read and write accesses to the SDRAM are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A[10:0] select the row). The address bits (A[7:0]) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the device must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions, and device operation.



## Commands

The following table provides a quick reference of available commands, followed by a written description of each command. Additional Truth Tables (Table 15 (page 32), Table 16 (page 34), and Table 17 (page 36)) provide current state/next state information.

Table 14: Truth Table - Commands and DQM Operation

Note 1 applies to all parameters and conditions

Name (Function)	CS#	RAS#	CAS#	WE#	DQM	ADDR	DQ	Notes
COMMAND INHIBIT (NOP)	Н	Х	Х	Х	Х	Х	Х	
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х	
ACTIVE (select bank and activate row)	L	L	Н	Н	Х	Bank/row	Х	2
READ (select bank and column, and start READ burst)	L	Н	L	Н	L/H	Bank/col	Х	3
WRITE (select bank and column, and start WRITE burst)	L	Н	L	L	L/H	Bank/col	Valid	3
BURST TERMINATE	L	Н	Н	L	Х	Х	Active	4
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Х	Code	Х	5
AUTO REFRESH or SELF REFRESH (enter self refresh mode)	L	L	L	Н	Х	Х	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Х	Op-code	Х	8
Write enable/output enable	Х	Х	Х	Х	L	Х	Active	9
Write inhibit/output High-Z	Х	Х	Х	Х	Н	Х	High-Z	9

Notes

- 1. CKE is HIGH for all commands shown except SELF REFRESH.
- 2. A[0:n] provide row address (where An is the most significant address bit), BA0 and BA1 determine which bank is made active.
- 3. A[0:i] provide column address (where i = the most significant column address for a given device configuration). A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature. BA0 and BA1 determine which bank is being read from or written to.
- 4. The purpose of the BURST TERMINATE command is to stop a data burst, thus the command could coincide with data on the bus. However, the DQ column reads a "Don't Care" state to illustrate that the BURST TERMINATE command can occur when there is no data present.
- 5. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: all banks precharged and BA0, BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. A[11:0] define the op-code written to the mode register.
- 9. Activates or deactivates the DQ during WRITEs (zero-clock delay) and READs (two-clock delay).

### **COMMAND INHIBIT**

The COMMAND INHIBIT function prevents new commands from being executed by the device, regardless of whether the CLK signal is enabled. The device is effectively deselected. Operations already in progress are not affected.



## **NO OPERATION (NOP)**

The NO OPERATION (NOP) command is used to perform a NOP to the selected device (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.


## **LOAD MODE REGISTER (LMR)**

The mode registers are loaded via inputs A[*n:0*] (where A*n* is the most significant address term), BA0, and BA1(see Mode Register (page 39)). The LOAD MODE REGISTER command can only be issued when all banks are idle and a subsequent executable command cannot be issued until <sup>t</sup>MRD is met.

#### **ACTIVE**

The ACTIVE command is used to activate a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided selects the row. This row remains active for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

**Figure 8: ACTIVE Command** 






#### **READ**

The READ command is used to initiate a burst read access to an active row. The values on the BA0 and BA1 inputs select the bank; the address provided selects the starting column location. The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed is precharged at the end of the READ burst; if auto precharge is not selected, the row remains open for subsequent accesses. Read data appears on the DQ subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQ will be High-Z two clocks later; if the DQM signal was registered LOW, the DQ will provide valid data.

**Figure 9: READ Command** 




Note: 1. EN AP = enable auto precharge, DIS AP = disable auto precharge.



#### **WRITE**

The WRITE command is used to initiate a burst write access to an active row. The values on the BAO and BA1 inputs select the bank; the address provided selects the starting column location. The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed is precharged at the end of the write burst; if auto precharge is not selected, the row remains open for subsequent accesses. Input data appearing on the DQ is written to the memory array, subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data is written to memory; if the DQM signal is registered HIGH, the corresponding data inputs are ignored and a WRITE is not executed to that byte/column location.

**Figure 10: WRITE Command** 




Note: 1. EN AP = enable auto precharge, DIS AP = disable auto precharge.



#### **PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (<sup>t</sup>RP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is precharged, inputs BA0 and BA1 select the bank. Otherwise BA0 and BA1 are treated as "Don't Care." After a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands are issued to that bank.

**Figure 11: PRECHARGE Command** 



#### **BURST TERMINATE**

The BURST TERMINATE command is used to truncate either fixed-length or continuous page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command is truncated.



#### REFRESH

#### **AUTO REFRESH**

AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) refresh in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be precharged prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum <sup>t</sup>RP has been met after the PRECHARGE command, as shown in Bank/Row Activation (page 44).

The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an AUTO REFRESH command. Regardless of device width, the 64Mb SDRAM requires 4096 AUTO REFRESH cycles every 64ms (commercial and industrial) or 16ms (automotive). Providing a distributed AUTO REFRESH command every 15.625µs (commercial and industrial) or 3.906µs (automotive) will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 4096 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate (<sup>1</sup>RFC), once every 64ms (commercial and industrial) or 16ms (automotive).

#### **SELF REFRESH**

The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered-down. When in the self refresh mode, the SDRAM retains data without external clocking.

The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). After the SELF REFRESH command is registered, all the inputs to the SDRAM become a "Don't Care" with the exception of CKE, which must remain LOW.

After self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to <sup>t</sup>RAS and may remain in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. After CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for <sup>t</sup>XSR because time is required for the completion of any internal refresh in progress.

Upon exiting the self refresh mode, AUTO REFRESH commands must be issued at the specified intervals, as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

Self refresh is not supported on automotive temperature devices.



## **Truth Tables**

#### Table 15: Truth Table – Current State Bank n, Command to Bank n

Notes 1-6 apply to all parameters and conditions

<b>Current State</b>	CS#	RAS#	CAS#	WE#	Command/Action	Notes
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	Н	Н	ACTIVE (select and activate row)	
	L	L	L	Н	AUTO REFRESH	7
	L	L	L	L	LOAD MODE REGISTER	7
	L	L	Н	L	PRECHARGE	8
Row active	L	Н	L	Н	READ (select column and start READ burst)	9
	L	Н	L	L	WRITE (select column and start WRITE burst)	9
	L	L	Н	L	PRECHARGE (deactivate row in bank or banks)	10
Read	L	Н	L	Н	READ (select column and start new READ burst)	9
(auto precharge disabled)	L	Н	L	L	WRITE (select column and start WRITE burst)	9
	L	L	Н	L	PRECHARGE (truncate READ burst, start PRECHARGE)	10
	L	Н	Н	L	BURST TERMINATE	11
Write	L	Н	L	Н	READ (select column and start READ burst)	9
(auto precharge disabled)	L	Н	L	L	WRITE (select column and start new WRITE burst)	9
	L	L	Н	L	PRECHARGE (truncate WRITE burst, start PRECHARGE)	10
	L	Н	Н	L	BURST TERMINATE	11

- Notes: 1. This table applies when  $CKE_{n-1}$  was HIGH and  $CKE_n$  is HIGH (see Table 17 (page 36)) and after tXSR has been met (if the previous state was self refresh).
  - 2. This table is bank-specific, except where noted (for example, the current state is for a specific bank and the commands shown can be issued to that bank when in that state). Exceptions are covered below.
  - 3. Current state definitions:

**Idle**: The bank has been precharged, and <sup>t</sup>RP has been met.

Row active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or supported commands to the other bank should be issued on any clock edge occurring during these states. Supported commands to any other bank are determined by the bank's current state and the conditions described in this and the following table.

**Precharging**: Starts with registration of a PRECHARGE command and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, the bank will be in the idle state.

**Row activating**: Starts with registration of an ACTIVE command and ends when <sup>t</sup>RCD is met. After <sup>t</sup>RCD is met, the bank will be in the row active state.



**Read with auto precharge enabled**: Starts with registration of a READ command with auto precharge enabled and ends when <sup>t</sup>RP has been met. After <sup>t</sup>RP is met, the bank will be in the idle state.

**Write with auto precharge enabled**: Starts with registration of a WRITE command with auto precharge enabled and ends when <sup>t</sup>RP has been met. After <sup>t</sup>RP is met, the bank will be in the idle state.

The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

**Refreshing**: Starts with registration of an AUTO REFRESH command and ends when <sup>t</sup>RFC is met. After <sup>t</sup>RFC is met, the device will be in the all banks idle state.

**Accessing mode register**: Starts with registration of a LOAD MODE REGISTER command and ends when <sup>t</sup>MRD has been met. After <sup>t</sup>MRD is met, the device will be in the all banks idle state.

**Precharging all**: Starts with registration of a PRECHARGE ALL command and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, all banks will be in the idle state.

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank specific; requires that all banks are idle.
- 8. Does not affect the state of the bank and acts as a NOP to that bank.
- 9. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 10. May or may not be bank specific; if all banks need to be precharged, each must be in a valid state for precharging.
- 11. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.



#### Table 16: Truth Table - Current State Bank n, Command to Bank m

Notes 1-6 apply to all parameters and conditions

<b>Current State</b>	CS#	RAS#	CAS#	WE#	Command/Action	Notes
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle	Х	Х	Х	Х	Any command otherwise supported for bank m	
Row activating, active, or	L	L	Н	Н	ACTIVE (select and activate row)	
precharging	L	Н	L	Н	READ (select column and start READ burst)	7
	L	Н	L	L	WRITE (select column and start WRITE burst)	7
	L	L	Н	L	PRECHARGE	
Read	L	L	Н	Н	ACTIVE (select and activate row)	
(auto precharge disabled)	L	Н	L	Н	READ (select column and start new READ burst)	7, 10
	L	Н	L	L	WRITE (select column and start WRITE burst)	7, 11
	L	L	Н	L	PRECHARGE	9
Write	L	L	Н	Н	ACTIVE (select and activate row)	
(auto precharge disabled)	L	Н	L	Н	READ (select column and start READ burst)	7, 12
	L	Н	L	L	WRITE (select column and start new WRITE burst)	7, 13
	L	L	Н	L	PRECHARGE	9
Read	L	L	Н	Н	ACTIVE (select and activate row)	
(with auto precharge)	L	Н	L	Н	READ (select column and start new READ burst)	7, 8, 14
	L	Н	L	L	WRITE (select column and start WRITE burst)	7, 8, 15
	L	L	Н	L	PRECHARGE	9
Write	L	L	Н	Н	ACTIVE (select and activate row)	
(with auto precharge)	L	Н	L	Н	READ (select column and start READ burst)	7, 8, 16
	L	Н	L	L	WRITE (select column and start new WRITE burst)	7, 8, 17
	L	L	Н	L	PRECHARGE	9

- Notes: 1. This table applies when CKE<sub>n-1</sub> was HIGH and CKE<sub>n</sub> is HIGH (Table 17 (page 36)), and after <sup>t</sup>XSR has been met (if the previous state was self refresh).
  - 2. This table describes alternate bank operation, except where noted; for example, the current state is for bank n and the commands shown can be issued to bank m, assuming that bank m is in such a state that the given command is supported. Exceptions are covered below.
  - 3. Current state definitions:

**Idle**: The bank has been precharged, and <sup>t</sup>RP has been met.

Row active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.



**Read with auto precharge enabled**: Starts with registration of a READ command with auto precharge enabled and ends when <sup>t</sup>RP has been met. After <sup>t</sup>RP is met, the bank will be in the idle state.

**Write with auto precharge enabled**: Starts with registration of a WRITE command with auto precharge enabled and ends when <sup>t</sup>RP has been met. After <sup>t</sup>RP is met, the bank will be in the idle state.

- 4. AUTO REFRESH, SELF REFRESH, and LOAD MODE REGISTER commands can only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs to bank *m* listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 8. Concurrent auto precharge: Bank *n* will initiate the auto precharge command when its burst has been interrupted by bank *m* burst.
- 9. The burst in bank *n* continues as initiated.
- 10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank *n*, CAS latency (CL) later.
- 11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered. DQM should be used one clock prior to the WRITE command to prevent bus contention.
- 12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered, with the data-out appearing CL later. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.
- 13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the WRITE on bank *n* when registered. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m*.
- 14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank *n*, CL later. The PRECHARGE to bank *n* will begin when the READ to bank *m* is registered.
- 15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank *n* will begin when the WRITE to bank *m* is registered.
- 16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered, with the data-out appearing CL later. The PRECHARGE to bank n will begin after  ${}^{t}$ WR is met, where  ${}^{t}$ WR begins when the READ to bank m is registered. The last valid WRITE bank n will be data-in registered one clock prior to the READ to bank m.
- 17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered. The PRECHARGE to bank n will begin after  ${}^{t}$ WR is met, where  ${}^{t}$ WR begins when the WRITE to bank m is registered. The last valid WRITE to bank n will be data registered one clock to the WRITE to bank m.



#### **Table 17: Truth Table - CKE**

Notes 1-4 apply to all parameters and conditions

<b>Current State</b>	CKE <sub>n-1</sub>	CKEn	Command <sub>n</sub>	Action <sub>n</sub>	Notes
Power-down	L	L	X	Maintain power-down	
Self refresh			X	Maintain self refresh	
Clock suspend			X	Maintain clock suspend	
Power-down	L	Н	COMMAND INHIBIT or NOP	Exit power-down	5
Self refresh			COMMAND INHIBIT or NOP	Exit self refresh	6
Clock suspend			X	Exit clock suspend	7
All banks idle	Н	L	COMMAND INHIBIT or NOP	Power-down entry	
All banks idle			AUTO REFRESH	Self refresh entry	
Reading or writing			VALID	Clock suspend entry	
	Н	Н	See Table 16 (page 34).		

- Notes: 1. CKE<sub>n</sub> is the logic state of CKE at clock edge n; CKE<sub>n-1</sub> was the state of CKE at the previous clock edge.
  - 2. Current state is the state of the SDRAM immediately prior to clock edge n.
  - 3.  $COMMAND_n$  is the command registered at clock edge n, and  $ACTION_n$  is a result of COMMAND<sub>n</sub>.
  - 4. All states and sequences not shown are illegal or reserved.
  - 5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n + 1 (provided that <sup>t</sup>CKS is met).
  - 6. Exiting self refresh at clock edge n will put the device in the all banks idle state after <sup>t</sup>XSR is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the <sup>t</sup>XSR period. A minimum of two NOP commands must be provided during the <sup>t</sup>XSR period.
  - 7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n + 1.



### **Initialization**

SDRAM must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. After power is applied to  $V_{\rm DD}$  and  $V_{\rm DDQ}$  (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100 $\mu$ s delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100 $\mu$ s period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands must be applied.

After the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, at least two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it must be loaded prior to applying any operational command. If desired, the two AUTO REFRESH commands can be issued after the LMR command.

The recommended power-up sequence for SDRAM:

- 1. Simultaneously apply power to V<sub>DD</sub> and V<sub>DDO</sub>.
- 2. Assert and hold CKE at a LVTTL logic LOW since all inputs and outputs are LVTTL-compatible.
- 3. Provide stable CLOCK signal. Stable clock is defined as a signal cycling within timing constraints specified for the clock pin.
- 4. Wait at least 100μs prior to issuing any command other than a COMMAND INHIB-IT or NOP.
- 5. Starting at some point during this 100µs period, bring CKE HIGH. Continuing at least through the end of this period, 1 or more COMMAND INHIBIT or NOP commands must be applied.
- 6. Perform a PRECHARGE ALL command.
- 7. Wait at least <sup>t</sup>RP time; during this time NOPs or DESELECT commands must be given. All banks will complete their precharge, thereby placing the device in the all banks idle state.
- 8. Issue an AUTO REFRESH command.
- 9. Wait at least <sup>t</sup>RFC time, during which only NOPs or COMMAND INHIBIT commands are allowed.
- 10. Issue an AUTO REFRESH command.
- 11. Wait at least <sup>t</sup>RFC time, during which only NOPs or COMMAND INHIBIT commands are allowed.
- 12. The SDRAM is now ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded with desired bit values prior to applying any operational command. Using the LMR command, program the mode register. The mode register is programmed via the MODE REGISTER SET command with BA1 = 0, BA0 = 0 and retains the stored information until it is programmed again or the device loses power. Not programming the mode register upon initialization will result in default settings which may not be desired. Outputs are guaranteed High-Z after the LMR command is issued. Outputs should be High-Z already before the LMR command is issued.
- 13. Wait at least <sup>t</sup>MRD time, during which only NOP or DESELECT commands are allowed.


At this point the DRAM is ready for any valid command.



#### Note:

More than two AUTO REFRESH commands can be issued in the sequence. After steps 9 and 10 are complete, repeat them until the desired number of AUTO REFRESH +  ${}^{\rm t}$ RFC loops is achieved.

Figure 12: Initialize and Load Mode Register



Notes

- 1. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.
- 2. If CS is HIGH at clock HIGH time, all commands applied are NOP.
- 3. JEDEC and PC100 specify three clocks.
- 4. Outputs are guaranteed High-Z after command is issued.
- 5. A12 should be a LOW at <sup>t</sup>P + 1.



# **Mode Register**


The mode register defines the specific mode of operation, including burst length (BL), burst type, CAS latency (CL), operating mode, and write burst mode. The mode register is programmed via the LOAD MODE REGISTER command and retains the stored information until it is programmed again or the device loses power.

Mode register bits M[2:0] specify the BL; M3 specifies the type of burst; M[6:4] specify the CL; M7 and M8 specify the operating mode; M9 specifies the write burst mode; and M10–Mn should be set to zero to ensure compatibility with future revisions. Mn + 1 and Mn + 2 should be set to zero to select the mode register.

The mode registers must be loaded when all banks are idle, and the controller must wait <sup>t</sup>MRD before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.



**Figure 13: Mode Register Definition** 





### **Burst Length**

Read and write accesses to the device are burst oriented, and the burst length (BL) is programmable. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, 8, or continuous locations are available for both the sequential and the interleaved burst types, and a continuous page burst is available for the sequential type. The continuous page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block when a boundary is reached. The block is uniquely selected by A[8:1] when BL = 2, A[8:2] when BL = 4, and A[8:3] when BL = 8. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Continuous page bursts wrap within the page when the boundary is reached.

## **Burst Type**

Accesses within a given burst can be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address.



**Table 18: Burst Definition Table** 

Burst Length	Starting Column Address			Order of Accesses Within a Burst	
				Type = Sequential	Type = Interleaved
			A0		
			0	0-1	0-1
			1	1-0	1-0
4		A1	A0		
		0	0	0-1-2-3	0-1-2-3
		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
8	A2	A1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Continuous		·	•		
	n = A0-An/9/8 (location 0-y)			Cn, Cn + 1, Cn + 2, Cn + 3Cn - 1, Cn	Not supported

- Notes: 1. For full-page accesses: y = 2048 (x4); y = 1024 (x8); y = 512 (x16).
  - 2. For BL = 2, A1-A9, A11 (x4); A1-A9 (x8); or A1-A8 (x16) select the block-of-two burst; A0 selects the starting column within the block.
  - 3. For BL = 4, A2-A9, A11 (x4); A2-A9 (x8); or A2-A8 (x16) select the block-of-four burst; A0–A1 select the starting column within the block.
  - 4. For BL = 8, A3-A9, A11 (x4); A3-A9 (x8); or A3-A8 (x16) select the block-of-eight burst; A0-A2 select the starting column within the block.
  - 5. For a full-page burst, the full row is selected and A0-A9, A11 (x4); A0-A9 (x8); or A0-A8 (x16) select the starting column.
  - 6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
  - 7. For BL = 1, A0-A9, A11 (x4); A0-A9 (x8); or A0-A8 (x16) select the unique column to be accessed, and mode register bit M3 is ignored.




#### **CAS Latency**

The CAS latency (CL) is the delay, in clock cycles, between the registration of a READ command and the availability of the output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n+m. The DQ start driving as a result of the clock edge one cycle earlier (n+m-1), and provided that the relevant access times are met, the data is valid by clock edge n+m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQ start driving after T1 and the data is valid by T2.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Figure 14: CAS Latency



## **Operating Mode**

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use. Reserved states should not be used because unknown operation or incompatibility with future versions may result.

#### **Write Burst Mode**

When M9 = 0, the burst length programmed via M[2:0] applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.



## **Bank/Row Activation**


Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be opened. This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated.

After a row is opened with the ACTIVE command, a READ or WRITE command can be issued to that row, subject to the  ${}^{t}RCD$  specification.  ${}^{t}RCD$  (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a  ${}^{t}RCD$  specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in Figure 15 (page 44), which covers any case where  $2 < {}^{t}RCD$  (MIN)/ ${}^{t}CK \le 3$ . (The same procedure is used to convert other specification limits from time units to clock cycles.)

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been precharged. The minimum time interval between successive ACTIVE commands to the same bank is defined by <sup>†</sup>RC.

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by <sup>†</sup>RRD.

Figure 15: Example: Meeting <sup>t</sup>RCD (MIN) When 2 < <sup>t</sup>RCD (MIN)/<sup>t</sup>CK < 3





# **READ Operation**

READ bursts are initiated with a READ command, as shown in Figure 9 (page 28). The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. In the following figures, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address is available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 17 (page 47) shows general timing for each possible CAS latency setting.


Upon completion of a burst, assuming no other commands have been initiated, the DQ signals will go to High-Z. A continuous page burst continues until terminated. At the end of the page, it wraps to column 0 and continues.

Data from any READ burst can be truncated with a subsequent READ command, and data from a fixed-length READ burst can be followed immediately by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst either follows the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued x cycles before the clock edge at which the last desired data element is valid, where x = CL - 1. This is shown in Figure 17 (page 47) for CL2 and CL3.

SDRAM devices use a pipelined architecture and therefore do not require the 2*n* rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a READ command. Full-speed random read accesses can be performed to the same bank, or each subsequent READ can be performed to a different bank.



**Figure 16: Consecutive READ Bursts** 




Note: 1. Each READ command can be issued to any bank. DQM is LOW.



**Figure 17: Random READ Accesses** 

Address

DQ



Note: 1. Each READ command can be issued to any bank. DQM is LOW.

CL = 3

Data from any READ burst can be truncated with a subsequent WRITE command, and data from a fixed-length READ burst can be followed immediately by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst can be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there is a possibility that the device driving the input data will go Low-Z before the DQ go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

D<sub>OUT</sub>

D<sub>OUT</sub>

Transitioning data ///

D<sub>OUT</sub>

D<sub>OUT</sub>

Don't Care

The DQM input is used to avoid I/O contention, as shown in Figure 18 (page 48) and Figure 19 (page 49). The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. After the WRITE command is registered, the DQ will go to High-Z (or remain High-Z), regardless of the state of the DQM signal, provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4, then the WRITEs at T5 and T7 would be valid, and the WRITE at T6 would be invalid.




The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 18 (page 48) shows where, due to the clock cycle frequency, bus contention is avoided without having to add a NOP cycle, while Figure 19 (page 49) shows the case where an additional NOP cycle is required.

A fixed-length READ burst may be followed by or truncated with a PRECHARGE command to the same bank, provided that auto precharge was not activated. The PRECHARGE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x = CL - 1. This is shown in Figure 20 (page 49) for each possible CL; data element n + 3 is either the last of a burst of four or the last desired data element of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>t</sup>RP is met. Note that part of the row precharge time is hidden during the access of the last data element(s).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate fixed-length or continuous page bursts.


#### Figure 18: READ-to-WRITE



Note: 1. CL = 3. The READ command can be issued to any bank, and the WRITE command can be to any bank. If a burst of one is used, DQM is not required.




Figure 19: READ-to-WRITE With Extra Clock Cycle



Note: 1. CL = 3. The READ command can be issued to any bank, and the WRITE command can be to any bank.

#### Figure 20: READ-to-PRECHARGE




Note: 1. DQM is LOW.



Continuous-page READ bursts can be truncated with a BURST TERMINATE command and fixed-length READ bursts can be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x = CL - 1. This is shown in Figure 21 (page 50) for each possible CAS latency; data element n + 3 is the last desired data element of a longer burst.


**Figure 21: Terminating a READ Burst** 



Note: 1. DQM is LOW.




**Figure 22: Alternating Bank Read Accesses** 



Note: 1. For this example, BL = 4 and CL = 2.




**Figure 23: READ Continuous Page Burst** 



Note: 1. For this example, CL = 2.



### Figure 24: READ - DQM Operation



Note: 1. For this example, BL = 4 and CL = 2.



## **WRITE Operation**


WRITE bursts are initiated with a WRITE command, as shown in Figure 10 (page 29). The starting column and bank addresses are provided with the WRITE command and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following figures, auto precharge is disabled.

During WRITE bursts, the first valid data-in element is registered coincident with the WRITE command. Subsequent data elements are registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQ will remain at High-Z and any additional input data will be ignored (see Figure 25 (page 54)). A continuous page burst continues until terminated; at the end of the page, it wraps to column 0 and continues.

Data for any WRITE burst can be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst can be followed immediately by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command (see Figure 26 (page 55)). Data n+1 is either the last of a burst of two or the last desired data element of a longer burst.

SDRAM devices use a pipelined architecture and therefore do not require the 2*n* rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 27 (page 56), or each subsequent WRITE can be performed to a different bank.


**Figure 25: WRITE Burst** 



Note: 1. BL = 2. DQM is LOW.



#### Figure 26: WRITE-to-WRITE



Note: 1. DQM is LOW. Each WRITE command may be issued to any bank.

Data for any WRITE burst can be truncated with a subsequent READ command, and data for a fixed-length WRITE burst can be followed immediately by a READ command. After the READ command is registered, data input is ignored and WRITEs will not be executed (see Figure 28 (page 56)). Data n+1 is either the last of a burst of two or the last desired data element of a longer burst.


Data for a fixed-length WRITE burst can be followed by or truncated with a PRE-CHARGE command to the same bank, provided that auto precharge was not activated. A continuous-page WRITE burst can be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued <sup>t</sup>WR after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a <sup>t</sup>WR of at least one clock with time to complete, regardless of frequency.

In addition, when truncating a WRITE burst at high clock frequencies ( ${}^{t}CK < 15$ ns), the DQM signal must be used to mask input data for the clock edge prior to and the clock edge coincident with the PRECHARGE command (see Figure 29 (page 57)). Data n+1 is either the last of a burst of two or the last desired data element of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  ${}^{t}RP$  is met.

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate fixed-length bursts or continuous page bursts.




**Figure 27: Random WRITE Cycles** 



Note: 1. Each WRITE command can be issued to any bank. DQM is LOW.


Figure 28: WRITE-to-READ



Note: 1. The WRITE command can be issued to any bank, and the READ command can be to any bank. DQM is LOW. CL = 2 for illustration.



#### Figure 29: WRITE-to-PRECHARGE




Note: 1. In this example DQM could remain LOW if the WRITE burst is a fixed length of two.

Fixed-length WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command is ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 30 (page 58), where data n is the last desired data element of a longer burst.




### Figure 30: Terminating a WRITE Burst



Note: 1. DQM is LOW.




Figure 31: Alternating Bank Write Accesses



Note: 1. For this example, BL = 4.



Figure 32: WRITE - Continuous Page Burst




Notes: 1. tWR must be satisfied prior to issuing a PRECHARGE command.

2. Page left open; no <sup>t</sup>RP.



Figure 33: WRITE - DQM Operation



Note: 1. For this example, BL = 4.

## **Burst Read/Single Write**

The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).



## PRECHARGE Operation

The PRECHARGE command (see Figure 11 (page 30)) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged (A10 = LOW), inputs BA0 and BA1 select the bank. When all banks are to be precharged (A10 = HIGH), inputs BA0 and BA1 are treated as "Don't Care." After a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

## **Auto Precharge**

Auto precharge is a feature that performs the same individual-bank PRECHARGE function described previously, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the continuous page burst mode where auto precharge does not apply. In the specific case of write burst mode set to single location access with burst length set to continuous, the burst length setting is the overriding setting and auto precharge does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. Another command cannot be issued to the same bank until the precharge time (tr) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the Burst Type (page 41) section.

Micron SDRAM supports concurrent auto precharge; cases of concurrent auto precharge for READs and WRITEs are defined below.

#### READ with auto precharge interrupted by a READ (with or without auto precharge)

A READ to bank m will interrupt a READ on bank n following the programmed CAS latency. The precharge to bank n begins when the READ to bank m is registered (see Figure 34 (page 63)).

#### READ with auto precharge interrupted by a WRITE (with or without auto precharge)

A WRITE to bank m will interrupt a READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The precharge to bank n begins when the WRITE to bank m is registered (see Figure 35 (page 64)).

#### WRITE with auto precharge interrupted by a READ (with or without auto precharge)

A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CL later. The precharge to bank n will begin after <sup>t</sup>WR is met, where <sup>t</sup>WR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (see Figure 40 (page 69)).


#### WRITE with auto precharge interrupted by a WRITE (with or without auto precharge)

A WRITE to bank m will interrupt a WRITE on bank n when registered. The precharge to bank n will begin after <sup>t</sup>WR is met, where <sup>t</sup>WR begins when the WRITE to bank m is reg-



istered. The last valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank m (see Figure 41 (page 69)).


Figure 34: READ With Auto Precharge Interrupted by a READ



Note: 1. DQM is LOW.




Figure 35: READ With Auto Precharge Interrupted by a WRITE



Note: 1. DQM is HIGH at T2 to prevent  $D_{OUT}a + 1$  from contending with  $D_{IN}d$  at T4.




Figure 36: READ With Auto Precharge



Note: 1. For this example, BL = 4 and CL = 2.




Figure 37: READ Without Auto Precharge



Note: 1. For this example, BL = 4, CL = 2, and the READ burst is followed by a manual PRE-CHARGE.




Figure 38: Single READ With Auto Precharge



Note: 1. For this example, BL = 1 and CL = 2.




Figure 39: Single READ Without Auto Precharge



Note: 1. For this example, BL = 1, CL = 2, and the READ burst is followed by a manual PRE-CHARGE.




Figure 40: WRITE With Auto Precharge Interrupted by a READ



Note: 1. DQM is LOW.


Figure 41: WRITE With Auto Precharge Interrupted by a WRITE



Note: 1. DQM is LOW.




Figure 42: WRITE With Auto Precharge



Note: 1. For this example, BL = 4.




**Figure 43: WRITE Without Auto Precharge** 



Note: 1. For this example, BL = 4 and the WRITE burst is followed by a manual PRECHARGE.




Figure 44: Single WRITE With Auto Precharge



Note: 1. For this example, BL = 1.



**Figure 45: Single WRITE Without Auto Precharge** 



Note: 1. For this example, BL = 1 and the WRITE burst is followed by a manual PRECHARGE.




# **AUTO REFRESH Operation**

The AUTO REFRESH command is used during normal operation of the device to refresh the contents of the array. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be precharged prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum <sup>t</sup>RP is met following the PRECHARGE command. Addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command.

After the AUTO REFRESH command is initiated, it must not be interrupted by any executable command until <sup>t</sup>RFC has been met. During <sup>t</sup>RFC time, COMMAND INHIBIT or NOP commands must be issued on each positive edge of the clock. The SDRAM requires that every row be refreshed each <sup>t</sup>REF period. Providing a distributed AUTO REFRESH command—calculated by dividing the refresh period (<sup>t</sup>REF) by the number of rows to be refreshed—meets the timing requirement and ensures that each row is refreshed. Alternatively, to satisfy the refresh requirement a burst refresh can be employed after every <sup>t</sup>REF period by issuing consecutive AUTO REFRESH commands for the number of rows to be refreshed at the minimum cycle rate (<sup>t</sup>RFC).



Figure 46: Auto Refresh Mode



Note: 1. Back-to-back AUTO REFRESH commands are not required.



## **SELF REFRESH Operation**

The self refresh mode can be used to retain data in the device, even when the rest of the system is powered down. When in self refresh mode, the device retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command, except CKE is disabled (LOW). After the SELF REFRESH command is registered, all the inputs to the device become "Don't Care" with the exception of CKE, which must remain LOW.


After self refresh mode is engaged, the device provides its own internal clocking, enabling it to perform its own AUTO REFRESH cycles. The device must remain in self refresh mode for a minimum period equal to <sup>t</sup>RAS and remains in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable prior to CKE going back HIGH. (Stable clock is defined as a signal cycling within timing constraints specified for the clock ball.) After CKE is HIGH, the device must have NOP commands issued for a minimum of two clocks for <sup>t</sup>XSR because time is required for the completion of any internal refresh in progress.

Upon exiting the self refresh mode, AUTO REFRESH commands must be issued according to the distributed refresh rate (tREF/refresh row count) as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.



Figure 47: Self Refresh Mode



Note: 1. Each AUTO REFRESH command performs a REFRESH cycle. Back-to-back commands are not required.




### **Power-Down**

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND IN-HIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device cannot remain in the power-down state longer than the refresh period (64ms) because no REFRESH operations are performed in this mode.

The power-down state is exited by registering a NOP or COMMAND INHIBIT with CKE HIGH at the desired clock edge (meeting <sup>t</sup>CKS).

Figure 48: Power-Down Mode



Note: 1. Violating refresh requirements during power-down may result in a loss of data.




# **Clock Suspend**

The clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, freezing the synchronous logic.

For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input balls when an internal clock edge is suspended will be ignored; any data present on the DQ balls remains driven; and burst counters are not incremented, as long as the clock is suspended.

Exit clock suspend mode by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.


**Figure 49: Clock Suspend During WRITE Burst** 



Note: 1. For this example, BL = 4 or greater, and DQM is LOW.




Figure 50: Clock Suspend During READ Burst



Note: 1. For this example, CL = 2, BL = 4 or greater, and DQM is LOW.



Figure 51: Clock Suspend Mode



Note: 1. For this example, BL = 2, CL = 3, and auto precharge is disabled.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.