

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and

FAIRCHILD

SEMICONDUCTOR

February 1990 Revised May 2005

MM74HCT573 • MM74HCT574 Octal D-Type Latch • 3-STATE Octal D-Type Flip-Flop

General Description

The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced silicon-gate CMOS technology, which provides the inherent benefits of low power consumption and wide power supply range, but are LS-TTL input and output characteristic and pin-out compatible. The 3-STATE outputs are capable of driving 15 LS-TTL loads. All inputs are protected from damage due to static discharge by internal diodes to V_{CC} and ground.

When the MM74HCT573 Latch Enable input is HIGH, the Q outputs will follow the D inputs. When the Latch Enable goes LOW, data at the D inputs will be retained at the outputs until Latch Enable returns HIGH again. When a high logic level is applied to the Output Control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM74HCT574 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on positive going transitions of the Clock (CK) input. When a high logic level is applied to the Output Control (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- TTL input characteristic compatible
- Typical propagation delay: 18 ns
- Low input current: 1 μA maximum
- Low quiescent current: 80 μA maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads

Ordering C	Codes:
------------	--------


o do ling o			Ι.
Order Number	Package Number	Package Description	
MM74HCT573WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide	
MM74HCT573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	
MM74HCT573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	ĺ
MM74HCT573N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	ĺ
MM74HCT574WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide	ĺ
MM74HCT574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	ĺ
MM74HCT574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	ĺ
MM74HCT574N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	ĺ
Devices also available in	Tape and Reel. Specify b	by appending suffix letter "X" to the ordering code.	1

Downloaded from Arrow.com.



Connection Diagrams LATCH ENABLE 8Q Vcc 10 20 30 40 50 60 70 11 15 Q 0C 00 10 OUTPUT CONTROL 1D 2D 5D 70 8D GND 30 1D





Top View **MM74HCT574**

Truth Tables MM74HCT573

Output Control	LE	Data	Output
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q ₀
Н	Х	Х	Z

H = HIGH Level

 $\begin{array}{l} L = LOW \mbox{Level} \\ Q_0 = Level \mbox{ of output before steady-state input conditions were established.} \\ Z = High \mbox{ Impedance State} \end{array}$

MM74HCT574

Output Control	LE	Data	Output
L	↑ (Н	Н
L	1	L	L
L	L	Х	Q ₀
Н	Х	Х	Z
H = HIGH Level			

 $\begin{array}{l} \mbox{$n$ = nich Level} \\ \mbox{$Q_0 = Level of output before steady-state input conditions were established.} \end{array}$ X = Don't Care

Z = High Impedance State \uparrow = Transition from LOW-to-HIGH

Absolute Maximum Ratings(Note 1)

	J (() ()	
(Note 2)		Conditions
Supply Voltage (V _{CC})	-0.5 to +7.0V	
DC Input Voltage (V _{IN})	–1.5 to V_{CC}^+ 1.5V	Supply Voltage (V _{CC})
DC Output Voltage (V _{OUT})	–0.5 to V_{CC^+} 0.5V	DC Input or Output Volta
Clamp Diode Current (I _{IK} , I _{OK})	± 20 mA	(V _{IN} , V _{OUT})
DC Output Current, per pin (I _{OUT})	± 35 mA	Operating Temperature
DC V_{CC} or GND Current, per pin (I _{CC})	± 70 mA	Input Rise or Fall Times
Storage Temperature Range (T _{STG})	-65°C to +150°C	t _r , t _f
Power Dissipation (P _D)		Note 1: Absolute Maximum Ra
(Note 3)	600 mW	age to the device may occur.
S. O. Package only	500 mW	Note 2: Unless otherwise spec
Lead Temperature (T _L)		Note 3: Power Dissipation tem 12 mW/°C from 65°C to 85°C.

Recommended Operating Conditions

	Min	Max	Units				
Supply Voltage (V _{CC})	4.5	5.5	V				
DC Input or Output Voltage							
(V _{IN} , V _{OUT})	0	V _{CC}	V				
Operating Temperature Range (T _A)	-40	+85	°C				
Input Rise or Fall Times							
t _r , t _f		500	ns				
Note 1: Absolute Maximum Ratings are those values beyond which dam- age to the device may occur.							
Note 2: Unless otherwise specified all voltages	Note 2: Unless otherwise specified all voltages are referenced to ground.						
Note 3: Power Dissipation temperature derating	ig — plas	tic "N" pa	ckage: -				

MM74HCT573 • MM74HCT574

DC Electrical Characteristics

(Soldering 10 seconds)

$V_{CC} = 5V \pm 10\%$ (unless otherwise specified) $T_A = 25^{\circ}C$ $T_A = -40$ to 85°C $T_A = -55$ to 125°C Symbol Parameter Conditions Units Guaranteed Limits Тур VIH Minimum HIGH Level 2.0 2.0 ٧ 2.0 Input Voltage Maximum LOW Level 0.8 VIL 0.8 0.8 V Input Voltage VOH Minimum HIGH Level $V_{IN} = V_{IH} \text{ or } V_{IL}$ $|I_{OUT}| = 20 \ \mu A$ V_{CC} - 0.1 V_{CC} - 0.1 Output Voltage V_{CC} V_{CC} - 0.1 V $|I_{OUT}| = 6.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ 4.2 3.98 3.84 3.7 $|I_{OUT}| = 7.2 \text{ mA}, V_{CC} = 5.5 \text{V}$ 4.84 5.7 4.98 4.7 Maximum LOW Level V_{OL} $V_{IN} = V_{IH} \text{ or } V_{IL}$ Voltage |I_{OUT}| = 20 μA 0.1 0.1 0 0.1 V $|I_{OUT}| = 6.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ 0.2 0.26 0.33 0.4 $|I_{OUT}| = 7.2 \text{ mA}, V_{CC} = 5.5 \text{V}$ 0.2 0.26 0.33 0.4 $V_{IN} = V_{CC}$ or GND, Maximum Input ±0.1 ±1.0 ±1.0 I_{IN} μΑ V_{IH} or V_{IL} Current Maximum 3-STATE $V_{OUT} = V_{CC} \text{ or } GND$ ±0.5 ±5.0 ±10 I_{OZ} μА Output Leakage Enable = V_{IH} or V_{IL} Current Maximum Quiescent $V_{IN} = V_{CC} \text{ or } GND$ 8.0 160 I_{CC} 80 μA $I_{OUT} = 0 \ \mu A$ Supply Current V_{IN} = 2.4V or 0.5V (Note 4) 1.5 1.8 2.0 mΑ

260°C

Note 4: Measured per pin. All others tied to V_{CC} or ground.

$v_{CC} = 0.$	0V, $t_r = t_f = 6 \text{ ns}$, $T_A = 25^{\circ}\text{C}$ (unless o	therwise specified)			
Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Unit
t _{PHL}	Maximum Propagation Delay	C _L = 45 pF	17	27	ns
t _{PLH}	Data to Output				
t _{PHL}	Maximum Propagation Delay	C _L = 45 pF	16	27	ns
t _{PLH}	Latch Enable to Output				
t _{PZH}	Maximum Enable Propagation Delay	C _L = 45 pF	21	30	ns
t _{PZL}	Control to Output	$R_L = 1 k\Omega$			
t _{PHZ}	Maximum Disable Propagation Delay	C _L = 5 pF	14	23	ns
t _{PLZ}	Control to Output	$R_L = 1 k\Omega$			
t _W	Minimum Clock Pulse Width			15	ns
t _S	Minimum Setup Time Data to Clock			5	ns
t _н	Minimum Hold Time Clock to Data			12	ns

AC Electrical Characteristics MM74HCT573

 V_{CC} = 5.0V ± 10%, t_r = t_f = 6 ns (unless otherwise specified)

Symbol	Parameter	Conditions	$T_A = 25^{\circ}$		$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol		conditions	Тур	Guaranteed Limits			Units
t _{PHL}	Maximum Propagation	$C_L = 50 \text{ pF}$	18	30	38	45	ns
t _{PLH}	Delay Data to Output						
t _{PHL}	Maximum Propagation Delay	$C_L = 50 \text{ pF}$	17	30	44	53	ns
t _{PLH}	Latch Enable to Output						
t _{PZH}	Maximum Enable Propagation	$C_L = 50 \text{ pF}$	22	30	38	45	ns
t _{PZL}	Delay Control to Output	$R_L = 1 \ k\Omega$					
t _{PHZ}	Maximum Disable Propagation	$C_L = 50 \text{ pF}$	15	30	38	45	ns
t _{PLZ}	Delay Control to Output	$R_L = 1 \ k\Omega$					
t _{THL}	Maximum Output	$C_L = 50 \text{ pF}$	6	12	15	18	ns
t _{TLH}	Rise and Fall Time						
t _W	Minimum Clock Pulse Width			15	20	24	ns
t _s	Minimum Setup Time Data to Clock		-3	5	6	8	ns
t _H	Minimum Hold Time Clock to Data		4	12	15	18	ns
C _{IN}	Maximum Input Capacitance			10	10	10	pF
C _{OUT}	Maximum Output Capacitance			20	20	20	pF
C _{PD}	Power Dissipation Capacitance	$OC = V_{CC}$		5			pF
	(Note 5)	OC = GND		52			

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC} 2$ f+I_{CC} V_{CC}, and the no load dynamic current consumption, I_S = $C_{PD} V_{CC} f$ +I_{CC}.


	0V, t _r = t _f = 6 ns, T _A = 25°C				
Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f _{MAX}	Maximum Clock Frequency		60	33	MHz
t _{PHL}	Maximum Propagation Delay	C _L = 45 pF	17	27	ns
t _{PLH}	to Output				
t _{PZH}	Maximum Enable Propagation Delay	C _L = 45 pF	19	28	ns
t _{PZL}	Control to Output	$R_L = 1 \ k\Omega$			
t _{PHZ}	Maximum Disable Propagation Delay	C _L = 45 pF	14	25	ns
t _{PLZ}	Control to Output	$R_L = 1 \ k\Omega$			
t _W	Minimum Clock Pulse Width			15	ns
t _S	Minimum Setup Time Data to Clock			12	ns
t _H	Minimum Hold Time Clock to Data			5	ns


MM74HCT574

AC Electrical Characteristics MM74HCT574 $V_{CC} = 5.0V \pm 10\%$, $t_r = t_f = 6$ ns (unless otherwise specified)

Symbol	Parameter	Conditions	T _A = 2	5°C	$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to 125°C	Units
Cymbol			Тур		Guaranteed Limits		
f _{MAX}	Maximum Clock Frequency			33	28	23	MHz
t _{PHL}	Maximum Propagation Delay	C _L = 50 pF	18	30	38	45	ns
t _{PLH}	Clock to Output						
t _{PZH}	Maximum Enable Propagation	C _L = 50 pF	22	30	38	45	ns
t _{PZL}	Delay Control to Output	$R_L = 1 k\Omega$					
t _{PHZ}	Maximum Disable Propagation	C _L = 50 pF	15	30	38	45	ns
t _{PLZ}	Delay Control to Output	$R_L = 1 \ k\Omega$					
t _{THL}	Maximum Output	C _L = 50 pF	6	12	15	18	ns
t _{TLH}	Rise and Fall Time						
t _W	Minimum Clock Pulse Width			15	20	24	ns
t _S	Minimum Setup Time Data to Clock		6	12	15	18	ns
t _H	Minimum Hold Time Clock to Data		-1	5	6	8	ns
CIN	Maximum Input Capacitance			10	10	10	pF
C _{OUT}	Maximum Output Capacitance			20	20	20	pF
C _{PD}	Power Dissipation Capacitance	$OC = V_{CC}$	5				pF
	(Note 6)	OC = GND	58				


Note 6: C_{PD} determines the no load power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.







7

MM74HCT573 • MM74HCT574







ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.