## MC14518B, MC14520B

## Dual Up Counters

The MC14518B dual BCD counter and the MC14520B dual binary counter are constructed with MOS P -channel and N -channel enhancement mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4-stage counters. The counter stages are type D flip-flops, with interchangeable Clock and Enable lines for incrementing on either the positive-going or negative-going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the MC14518B will count out of all undefined states within two clock periods. These complementary MOS up counters find primary use in multi-stage synchronous or ripple counting applications requiring low power dissipation and/or high noise immunity.

## Features

- Diode Protection on All Inputs
- Supply Voltage Range =3.0 Vdc to 18 Vdc
- Internally Synchronous for High Internal and External Speeds
- Logic Edge-Clocked Design - Incremented on Positive Transition of Clock or Negative Transition on Enable
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- $\mathrm{Pb}-$ Free Packages are Available*

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ ) (Note 1.)

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current <br> (DC or Transient) per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, <br> per Package (Note 2.) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | ${ }^{\circ} \mathrm{C}$ |  |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Maximum Ratings are those values beyond which damage to the device may occur.
2. Temperature Derating:

Plastic "P and D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.

## ON Semiconductor

http://onsemi.com


ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

## MC14518B, MC14520B

| PIN AS |  |  |
| :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{A}} \uparrow 1 \bullet$ | 16 | $V_{D D}$ |
| $\mathrm{E}_{\text {A }} \mathrm{Cl}_{2}$ | 15 | $\mathrm{R}_{\mathrm{B}}$ |
| $Q_{\text {A }} \mathrm{C} 3$ | 14 | $\mathrm{Q3}_{\mathrm{B}}$ |
| Q1 ${ }_{\text {A }}[4$ | 13 | Q2 ${ }_{\text {B }}$ |
| Q2A ${ }^{\text {c }} 5$ | 12 | Q1 ${ }_{\text {B }}$ |
| Q3 ${ }_{\text {A }}[6$ | 11 | Q ${ }_{B}$ |
| $\mathrm{R}_{\mathrm{A}}[7$ | 10 | $E_{B}$ |
| $\mathrm{V}_{\text {SS }} \mathrm{C} 8$ | 9 | $C_{B}$ |

## BLOCK DIAGRAM



TRUTH TABLE

| Clock | Enable | Reset | Action |
| :---: | :---: | :---: | :---: |
| ת | 1 | 0 | Increment Counter |
| 0 | 乙 | 0 | Increment Counter |
| $\checkmark$ | X | 0 | No Change |
| X | $\Gamma$ | 0 | No Change |
| ת | 0 | 0 | No Change |
| 1 | 2 | 0 | No Change |
| X | X | 1 | Q0 thru Q3 = 0 |

$X=$ Don't Care

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ ${ }^{(3 .)}$ | Max | Min | Max |  |
| Output Voltage $V_{\text {in }}=V_{D D} \text { or } 0$ <br> "1" Level $V_{\text {in }}=0 \text { or } V_{D D}$ | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| Input Voltage $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \end{aligned}$ <br> "1" Level $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | Vdc |
| Output Drive Current <br> $\left(\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right)$ <br> Source <br> $\left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right)$ <br> $\left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right)$ <br> ( $\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}$ ) | IOH | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{gathered} -2.4 \\ -0.51 \\ -1.3 \\ -3.4 \end{gathered}$ | $\begin{gathered} -4.2 \\ -0.88 \\ -2.25 \\ -8.8 \end{gathered}$ | - | $\begin{gathered} -1.7 \\ -0.36 \\ -0.9 \\ -2.4 \end{gathered}$ | — | mAdc |
| $\begin{aligned} & \left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right) \end{aligned}$ | ${ }^{\text {OL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | 1 ln | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(V_{\text {in }}=0\right)$ | $\mathrm{Cin}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | IDD | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current (4.) (5.) (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs, all buffers switching) | $\mathrm{I}^{\text {T }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(0.6 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(1.2 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(1.7 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{D}} \end{aligned}$ |  |  |  |  | $\mu \mathrm{Adc}$ |

3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
4. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
5. To calculate total supply current at loads other than 50 pF :

$$
I_{T}\left(C_{L}\right)=I_{T}(50 \mathrm{pF})+\left(C_{L}-50\right) \text { Vfk }
$$

where: $I_{T}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}\right)$ in volts, f in kHz is input frequency, and $\mathrm{k}=0.002$.

SWITCHING CHARACTERISTICS ${ }^{(6 .)}\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | $V_{\text {DD }}$ | All Types |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ ${ }^{(7 .)}$ | Max |  |
| Output Rise and Fall Time $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(1.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+25 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(0.75 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+12.5 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(0.55 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+9.5 \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{TLLH}}, \\ & \mathrm{t}_{\mathrm{TH}}, \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 100 \\ & 50 \\ & 40 \end{aligned}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| Propagation Delay Time Clock to Q/Enable to Q $t_{\text {PLH }}, \mathrm{t}_{\mathrm{PHL}}=(1.7 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+215 \mathrm{~ns}$ $\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\text {PHL }}=(0.66 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+97 \mathrm{~ns}$ $\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}=(0.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+75 \mathrm{~ns}$ | $\begin{aligned} & \text { tpLH, } \\ & \text { tphL } \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 280 \\ 115 \\ 80 \end{gathered}$ | $\begin{aligned} & 560 \\ & 230 \\ & 160 \end{aligned}$ | ns |
| $\begin{aligned} & \text { Reset to } Q \\ & \text { tpHL }=(1.7 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+265 \mathrm{~ns} \\ & \text { t }_{\text {PHL }}=(0.66 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+117 \mathrm{~ns} \\ & \text { t }_{\text {PHL }}=(0.66 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+95 \mathrm{~ns} \end{aligned}$ | $t_{\text {PHL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 330 \\ 130 \\ 90 \end{gathered}$ | $\begin{aligned} & 650 \\ & 230 \\ & 170 \end{aligned}$ | ns |
| Clock Pulse Width | $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{H})} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{~L})} \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 200 \\ 100 \\ 70 \end{gathered}$ | $\begin{aligned} & 100 \\ & 50 \\ & 35 \end{aligned}$ | - | ns |
| Clock Pulse Frequency | $\mathrm{f}_{\mathrm{cl}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 2.5 \\ & 6.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & \hline 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | MHz |
| Clock or Enable Rise and Fall Time | ${ }_{\text {t }}^{\text {THL }}$, $\mathrm{t}_{\text {TLH }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | - | $\begin{gathered} \hline 15 \\ 5 \\ 4 \end{gathered}$ | $\mu \mathrm{s}$ |
| Enable Pulse Width | ${ }^{\text {twh(E) }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 440 \\ & 200 \\ & 140 \end{aligned}$ | $\begin{aligned} & 220 \\ & 100 \\ & 70 \end{aligned}$ | - | ns |
| Reset Pulse Width | ${ }^{\text {twh }}$ (R) | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 280 \\ 120 \\ 90 \end{gathered}$ | $\begin{aligned} & 125 \\ & 55 \\ & 40 \end{aligned}$ | - | ns |
| Reset Removal Time | trem | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -5 \\ 15 \\ 20 \end{gathered}$ | $\begin{gathered} -45 \\ -15 \\ -5 \end{gathered}$ | - | ns |

6. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


Figure 1. Power Dissipation Test Circuit and Waveform

MC14518B, MC14520B


Figure 2. Switching Time Test Circuit and Waveforms


Figure 3. Timing Diagram

## MC14518B, MC14520B



Figure 4. Decade Counter (MC14518B) Logic Diagram (1/2 of Device Shown)


Figure 5. Binary Counter (MC14520B) Logic Diagram (1/2 of Device Shown)

ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :--- | :---: |
| MC14518BCP | PDIP-16 | 500 Units / Rail |
| MC14518BCPG | PDIP-16 <br> (Pb-Free) | 500 Units / Rail |
| MC14518BDW | SOIC-16 | 47 Units / Rail |
| MC14518BDWG | SOIC-16 <br> (Pb-Free) | 47 Units / Rail |
| MC14518BDWR2 | SOIC-16 | 1000 Units / Tape \& Reel |
| MC14518BDWR2G | SOIC-16 <br> (Pb-Free) | 1000 Units / Tape \& Reel |
| MC14518BFEL | SOEIAJ-16 | 2000 Units / Tape \& Reel |
| MC14518BFELG | SOEIAJ-16 <br> (Pb-Free) | 2000 Units / Tape \& Reel |
| MC14520BCP | PDIP-16 | 500 Units / Rail |
| MC14520BCPG | PDIP-16 <br> (Pb-Free) | 500 Units / Rail |
| MC14520BDW | SOIC-16 | 47 Units / Rail |
| MC14520BDWG | SOIC-16 <br> (Pb-Free) | 47 Units / Rail |
| MC14520BDWR2 | SOIC-16 | 1000 Units / Tape \& Reel |
| MC14520BDWR2G | SOIC-16 <br> (Pb-Free) | 1000 Units / Tape \& Reel |
| MC14520BFEL | SOEIAJ-16 | 2000 Units / Tape \& Reel |
| MC14520BFELG | SOEIAJ-16 <br> (Pb-Free) | 2000 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

PDIP-16<br>P SUFFIX<br>PLASTIC DIP PACKAGE<br>CASE 648-08<br>ISSUE T



| $\oplus$ | $0.25(0.010)$ | $(1)$ | T | $\mathrm{A}(\mathbb{I}$ |
| :--- | :--- | :--- | :--- | :--- |

SOIC-16
DW SUFFIX
PLASTIC SOIC PACKAGE CASE 751G-03

ISSUE C


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
2. DIMENSION L TO CENTER OF LEADS

WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 0.740 | 0.770 | 18.80 | 19.55 |
| B | 0.250 | 0.270 | 6.35 | 6.85 |
| C | 0.145 | 0.175 | 3.69 | 4.44 |
| D | 0.015 | 0.021 | 0.39 | 0.53 |
| F | 0.040 | 0.70 | 1.02 | 1.77 |
| G | 0.100 BSC |  | 2.54 BSC |  |
| H | 0.050 | BSC | 1.27 |  |
| BSC |  |  |  |  |
| J | 0.008 | 0.015 | 0.21 | 0.38 |
| K | 0.110 | 0.130 | 2.80 | 3.30 |
| L | 0.295 | 0.305 | 7.50 | 7.74 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| S | 0.020 | 0.040 | 0.51 | 1.01 |

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
DIMENSIONS D AND EDO NOT INLCUDE MOLD PROTRUSION.
MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
3. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| B | 0.35 | 0.49 |
| C | 0.23 | 0.32 |
| D | 10.15 | 10.04 |
| E | 7.40 | 7.60 |
| e | 1.27 | BSC |
| H | 10.05 | 10.55 |
| h | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | $7^{\circ}$ |

## MC14518B, MC14520B

## PACKAGE DIMENSIONS

SOEIAJ-16 F SUFFIX<br>PLASTIC EIAJ SOIC PACKAGE<br>CASE 966-01<br>ISSUE O



DETAIL $P$


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MOLD FLASH OR PROTRUSIONS AND ARE
MEASURED AT THE PARTING LINE. MOLD FLAS MEASURED AT THE PARTING LINE. MOLD FLASH
OR PROTRUSIONS SHALL NOT EXCEED 0.15 OR PROTRUSION (0.006) PER SIDE.
3. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
4. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER DAMBAR CANNOT BE LOCATED ON THE
RADIUS OR THE FOOT. MINIMUM SPACE RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSIONS AND ADJACENT LEAD BETWEEN PROTRUS
TO BE 0.46 ( 0.018 ).

|  | MILLIMETERS |  | INCHES |  |
| :--- | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| $\mathbf{A}$ | --- | 2.05 | --- | 0.081 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.05 | 0.20 | 0.002 | 0.008 |
| $\mathbf{b}$ | 0.35 | 0.50 | 0.014 | 0.020 |
| $\mathbf{c}$ | 0.18 | 0.27 | 0.007 | 0.011 |
| $\mathbf{D}$ | 9.90 | 10.50 | 0.390 | 0.413 |
| $\mathbf{E}$ | 5.10 | 5.45 | 0.201 |  |
| $\mathbf{e}$ | 1.27 BSC | 0.215 |  |  |
| $\mathrm{H}_{\mathbf{E}}$ | 7.40 | 8.20 | 0.050 |  |
| $\mathbf{L}$ | 0.50 | 0.85 | 0.020 | 0.323 |
| $\mathbf{L}_{\mathbf{E}}$ | 1.10 | 1.50 | 0.043 | 0.033 |
| $\mathbf{M}$ | $0^{\circ}$ | $10^{\circ}$ | 0.059 |  |
| $\mathbf{Q}_{1}$ | 0.70 | 0.90 | 0.028 | 0.035 |
| $\mathbf{Z}$ | --- | 0.78 | --- | 0.031 |

ON Semiconductor and 011 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
"Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

