
# **Dual Inverter**


The NLX2G04 MiniGate<sup>™</sup> is an advanced high–speed CMOS dual inverter in ultra–small footprint.


The NLX2G04 input and output structures provide protection when voltages up to 7.0 V are applied, regardless of the supply voltage.

### Features

- High Speed:  $t_{PD} = 1.8 \text{ ns} (Typ) @ V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 1 \ \mu A$  (Max) at  $T_A = 25^{\circ}C$
- Power Down Protection Provided on inputs
- Balanced Propagation Delays
- Overvoltage Tolerant (OVT) Input and Output Pins
- Ultra-Small Packages
- These are Pb–Free Devices









#### **PIN ASSIGNMENT**

1	IN A1
2	GND
3	IN A2
4	OUT Y2
5	V <sub>CC</sub>
6	OUT Y1


#### FUNCTION TABLE

Y
H L



# **ON Semiconductor®**

http://onsemi.com



## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

### **MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage		-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage		-0.5 to +7.0	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < GND	-50	mA
Ι <sub>Ο</sub>	DC Output Source/Sink Current		±50	mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin		±100	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin		±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	S	260	°C
TJ	Junction Temperature Under Bias		150	°C
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating Oxygen	Index: 28 to 34	UL 94 V–0 @ 0.125 in	
ILATCHUP	Latchup Performance Above V <sub>CC</sub> and Below GND a	at 125 °C (Note 2)	±500	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.

2. Tested to EIA / JESD78.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter			Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage		1.65	5.5	V
V <sub>IN</sub>	Digital Input Voltage		0	5.5	V
V <sub>OUT</sub>	Output Voltage		0	5.5	V
T <sub>A</sub>	Operating Free–Air Temperature		-55	+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate $ \begin{array}{c} V_{CC} = 2.5 \ V \pm 0.2 \\ V_{CC} = 3.3 \ V \pm 0.3 \\ V_{CC} = 5.0 \ V \pm 0.5 \end{array} $	   	0 0 0	20 10 5	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS


			V <sub>cc</sub>	т	A = 25 °	c	T <sub>A</sub> = -	+85°C	T <sub>A</sub> = -5 +12	55°C to 5°C	
Symbol	Parameter	Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Low–Level Input Voltage		1.65–1.95	0.75 x V <sub>CC</sub>			0.75 x V <sub>CC</sub>		0.75 x V <sub>CC</sub>		V
	vollage		2.3 to 5.5	0.70 x V <sub>CC</sub>			0.70 x V <sub>CC</sub>		0.70 x V <sub>CC</sub>		
V <sub>IL</sub>	Low-Level Input Voltage		1.65–1.95			0.25 x V <sub>CC</sub>		0.25 x V <sub>CC</sub>		0.25 x V <sub>CC</sub>	V
	vollage		2.3 – 5.5			0.30 x V <sub>CC</sub>		0.30 x V <sub>CC</sub>		0.30 x V <sub>CC</sub>	
V <sub>OH</sub>	High– Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -100 \ \mu A$	1.65 – 5.5	V <sub>CC</sub> - 0.1	V <sub>CC</sub>		V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1		V
	Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	1.65 2.3 2.7 3.0 3.0 4.5	1.29 1.9 2.2 2.4 2.3 3.8	1.52 2.1 2.4 2.7 2.5 4.0		1.29 1.9 2.2 2.4 2.3 3.8		1.29 1.9 2.2 2.4 2.3 3.8		
V <sub>OL</sub>	Low–Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 100 \ \mu \text{A}$	1.65 – 5.5			0.1		0.1		0.1	V
	voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	1.65 2.3 2.7 3.0 3.0 4.5		0.08 0.2 0.22 0.28 0.38 0.42	0.24 0.3 0.4 0.4 0.55 0.55		0.24 0.3 0.4 0.4 0.55 0.55		0.24 0.3 0.4 0.4 0.55 0.55	
I <sub>IN</sub>	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I <sub>OFF</sub>	Power–Off Output Leakage Current	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5 V	0			1.0		10		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$0 \le V_{IN} \le V_{CC}$	5.5			1.0		10		10	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


		V <sub>CC</sub> Test		T <sub>A</sub> = 25 °C			T <sub>A</sub> = -55°C to +125°C			
Symbol	Parameter	(V)	Condition	Min	Тур	Мах	Min	Max	Unit	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay, Input A to Output $\overline{Y}$	1.65	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 15 pF	1.8	2.3	9.2	1.8	11	ns	
		1.8	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 15 pF	1.8	4.4	7.6	1.2	8.4		
		2.3–2.7	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 15 pF	1.2	3.0	5.1	1.2	5.6		
		3.0–3.6	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 15 pF	0.8	2.2	3.4	0.8	3.8		
			$R_L = 500 \Omega,$ $C_L = 50 pF$	1.2	2.9	4.5	1.2	5.0		
		4.5–5.5	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 15 pF	0.5	1.8	2.8	0.5	3.1		
			$R_L = 500 \Omega,$ $C_L = 50 pF$	0.8	2.3	3.6	0.8	4.0		
C <sub>IN</sub>	Input Capacitance	5.5	$V_{IN} = 0 V \text{ or } V_{CC}$		2.5				pF	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 3)	3.3 5.5	10 MHz V <sub>IN</sub> = 0 V or V <sub>CC</sub>		9 11				pF	

## **AC ELECTRICAL CHARACTERISTICS** (Input $t_r = t_f = 3.0 \text{ nS}$ )

3.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no–load dynamic power consumption:  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .







 $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )


#### Figure 4. Test Circuit

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLX2G04AMX1TCG	ULLGA6, 1.45 x 1.0, 0.5P (Pb–Free)	3000 / Tape & Reel
NLX2G04BMX1TCG	ULLGA6, 1.2 x 1.0, 0.4P (Pb–Free)	3000 / Tape & Reel
NLX2G04CMX1TCG	ULLGA6, 1.0 x 1.0, 0.35P (Pb–Free)	3000 / Tape & Reel
NLX2G04MUTCG (In Development)	UDFN6, 1.2 x 1.0, 0.4P (Pb–Free)	3000 / Tape & Reel
NLX2G04AMUTCG	UDFN6, 1.45 x 1.0, 0.5P (Pb–Free)	3000 / Tape & Reel
NLX2G04CMUTCG	UDFN6, 1.0 x 1.0, 0.35P (Pb–Free)	3000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### PACKAGE DIMENSIONS



details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### PACKAGE DIMENSIONS





#### PACKAGE DIMENSIONS


UDFN6 1.0x1.0, 0.35P CASE 517BX ISSUE O



NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.55			
A1	0.00	0.05			
A3	0.13	REF			
b	0.12	0.22			
D	1.00	BSC			
Е	1.00	BSC			
е	0.35	BSC			
L	0.25	0.35			
L1	0.30	0.40			


# RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

ULLGA6 1.0x1.0, 0.35P CASE 613AD **ISSUE A** 



**BOTTOM VIEW** 

6X b

Φ


0.10 C A B

0.05 C NOTE 3

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS					
DIM	MIN	MAX				
Α		0.40				
A1	0.00	0.05				
b	0.12	0.22				
D	1.00	BSC				
E	1.00 BSC					
е	0.35	BSC				
L	0.25	0.35				
L1	0.30	0.40				

# MOUNTING FOOTPRINT SOLDERMASK DEFINED\*





DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### PACKAGE DIMENSIONS

ULLGA6 1.2x1.0, 0.4P CASE 613AE **ISSUE A** 






- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.
  - PACKAGE IS ALLOWED.

	MILLIMETERS				
DIM	MIN	MAX			
Α		0.40			
A1	0.00	0.05			
b	0.15	0.25			
D	1.20	BSC			
Е	1.00	BSC			
e	0.40	BSC			
L	0.25	0.35			
L1	0.35	0.45			


#### **MOUNTING FOOTPRINT** SOLDERMASK DEFINED\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### PACKAGE DIMENSIONS

ULLGA6 1.45x1.0, 0.5P CASE 613AF ISSUE A




NOTES: 1. DIME

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30 mm FROM THE TERMINAL TIP.
  4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.



#### MOUNTING FOOTPRINT SOLDERMASK DEFINED\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC).

**ON Semiconductor** and **OD** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized applicable copyright and reagarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resade in any

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative