# Octal D Flip-Flop with Common Clock and Reset

# **High-Performance Silicon-Gate CMOS**

The MC74HC273A is identical in pinout to the LS273. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of eight D flip—flops with common Clock and Reset inputs. Each flip—flop is loaded with a low—to—high transition of the Clock input. Reset is asynchronous and active low.

#### **Features**

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 264 FETs or 66 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

#### LOGIC DIAGRAM <sup>2</sup> Q0 5 Q1 D2 \_7 6 Q2 D3 \_8 9 DATA Q3 **NONINVERTING INPUTS** 13 12 **OUTPUTS** Ω4 D5 14 15 Q5 16 Q6 18 D7 <u>19</u> Q7 CLOCK 11 PIN 20 = V<sub>CC</sub> RESET 1 PIN 10 = GND

Design Criteria	Value	Units
Internal Gate Count*	66	ea
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	.0075	рЈ

<sup>\*</sup>Equivalent to a two-input NAND gate.



# ON Semiconductor®

### http://onsemi.com







SOIC-20 DW SUFFIX CASE 751D


TSSOP-20 DT SUFFIX CASE 948E

SOEIAJ-20 F SUFFIX CASE 967

#### **PIN ASSIGNMENT**

RESE	T [	1●	20	J ∨ <sub>CC</sub>
(	QO [	2	19	] Q7
I	) OC	3	18	D7
[	01 [	4	17	D6
(	21 [	5	16	] Q6
(	Q2 [	6	15	] Q5
[	)2 [	7	14	] D5
[	)3 [	8	13	] D4
(	23 [	9	12	] Q4
G١	1D [	10	11	сьоск

# **MARKING DIAGRAMS**



#### **FUNCTION TABLE**

		Inputs	Output	
	Reset	Clock	D	Q
ſ	L	Х	Х	L
l	Н		Н	Н
l	Н		L	L
l	Н	_ L	Х	No Change
l	Н		Χ	No Change

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>in</sub>	DC Input Current, per Pin	±20	mA
l <sub>out</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Para	Parameter			Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Guaranteed Limit			
Symbol	Parameter	Test Cond	ditions	v <sub>cc</sub>	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
			aitions	-				
$V_{IH}$	Minimum High-Level Input Voltage	$V_{out} = V_{CC} - 0.1 \text{ V}$		2.0	1.5	1.5	1.5	V
		$ I_{out}  \leq 20 \mu A$		3.0	2.1	2.1	2.1	
				4.5	3.15	3.15	3.15	
				6.0	4.2	4.2	4.2	
$V_{IL}$	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V}$		2.0	0.5	0.5	0.5	V
		$ I_{out}  \le 20 \mu A$		3.0	0.9	0.9	0.9	
				4.5	1.35	1.35	1.35	
				6.0	1.8	1.8	1.8	
V <sub>OH</sub>	Minimum High-Level Output	$V_{in} = V_{IH}$		2.0	1.9	1.9	1.9	V
0	Voltage	$ I_{out}  \le 20 \mu A$		4.5	4.4	4.4	4.4	
		, 64		6.0	5.9	5.9	5.9	
		$V_{in} = V_{IH}$	$ I_{out}  \le 2.4 \text{ mA}$	3.0	2.48	2.34	2.2	
			$ I_{out}  \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.7	
			$ I_{out}  \le 7.8 \text{ mA}$	6.0	5.48	5.34	5.2	
V <sub>OL</sub>	Maximum Low-Level Output	$V_{in} = V_{IL}$		2.0	0.1	0.1	0.1	V
	Voltage	$ I_{out}  \le 20 \mu A$		4.5	0.1	0.1	0.1	
				6.0	0.1	0.1	0.1	
		$V_{in} = V_{IL}$	$ I_{out}  \le 2.4 \text{ mA}$	3.0	0.26	0.33	0.4	
			$ I_{out}  \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
			$ I_{out}  \le 7.8 \text{ mA}$	6.0	0.26	0.33	0.4	
l <sub>in</sub>	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND		6.0	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply	$V_{in} = V_{CC}$ or GND		6.0	4.0	40	160	μΑ
	Current (per Package)	$I_{out} = 0 \mu A$						

# AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \ pF$ , Input $t_f = t_f = 6.0 \ ns$ )

			Guaranteed Limit		mit	
Symbol	Parameter	v <sub>cc</sub>	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 3.0 4.5 6.0	6.0 15 30 35	5.0 10 24 28	4.0 8.0 20 24	MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 3.0 4.5 6.0	145 90 29 25	180 120 36 31	220 140 44 38	ns
t <sub>PHL</sub>	Maximum Propagation Delay, Reset to Q (Figures 2 and 4)	2.0 3.0 4.5 6.0	145 90 29 25	180 120 36 31	220 140 44 38	ns
t <sub>TLH</sub> t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 3.0 4.5 6.0	75 27 15 13	95 32 19 16	110 36 22 19	ns
C <sub>in</sub>	Maximum Input Capacitance		10	10	10	pF


		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
$C_{PD}$	Power Dissipation Capacitance (Per Enabled Output)*	48	pF

<sup>\*</sup> Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

# **TIMING REQUIREMENTS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6.0 \text{ ns}$ )

				Guaranteed Limit						
			V <sub>CC</sub>	–55 to	-55 to 25°C ≤ 85°C ≤		≤ 12	125°C		
Symbol	Parameter	Figure	Volts	Min	Max	Min	Max	Min	Max	Unit
t <sub>su</sub>	Minimum Setup Time, Data to Clock	3	2.0 3.0	60 23		75 27		90 32		ns
			4.5 6.0	12 10		15 13		18 15		
t <sub>h</sub>	Minimum Hold Time, Clock to Data	3	2.0 3.0 4.5 6.0	3.0 3.0 3.0 3.0		3.0 3.0 3.0 3.0		3.0 3.0 3.0 3.0		ns
t <sub>rec</sub>	Minimum Recovery Time, Reset Inactive to Clock	2	2.0 3.0 4.5 6.0	5.0 5.0 5.0 5.0		5.0 5.0 5.0 5.0		5.0 5.0 5.0 5.0		ns
t <sub>w</sub>	Minimum Pulse Width, Clock	1	2.0 3.0 4.5 6.0	60 23 12 10		75 27 15 13		90 32 18 15		ns
t <sub>w</sub>	Minimum Pulse Width, Reset	2	2.0 3.0 4.5 6.0	60 23 12 10		75 27 15 13		90 32 18 15		ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times	1	2.0 3.0 4.5 6.0		1000 800 500 400		1000 800 500 400		1000 800 500 400	ns

# **SWITCHING WAVEFORMS**






Figure 1.

Figure 2.





Figure 3.



\*Includes all probe and jig capacitance

Figure 4. Test Circuit




Figure 5. Expanded Logic Diagram


# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HC273ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC273ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
MC74HC273ADTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74HC273ADTR2G	TSSOP-20 (Pb-Free)	2500 Tape & Reel
NLV74HC273ADTR2G*	TSSOP-20 (Pb-Free)	2500 Tape & Reel
MC74HC273AFELG	SOEIAJ-20 (Pb-Free)	2000 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

# **PACKAGE DIMENSIONS**

SOIC-20 **DW SUFFIX** CASE 751D-05 ISSUE G




- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
C	0.23	0.32		
D	12.65	12.95		
E	7.40	7.60		
е	1.27	BSC		
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
θ	0 °	7 °		

#### PACKAGE DIMENSIONS

## TSSOP-20 **DT SUFFIX** CASE 948E-02 ISSUE C




- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION:
  MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  - CONDITION.
    6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
    7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	RS INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252 BSC	
M	0°	8°	0°	8°


#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### PACKAGE DIMENSIONS


SOEIAJ-20 **F SUFFIX CASE 967 ISSUE A** 



0.10 (0.004)

0.13 (0.005) M





#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AIRE -Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
   MENSIONS D AND E DO NOT INCLUDE
   CONTROLLING DIMENSIONS AND ARE
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. I. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  5. THE LEAD WIDTH DIMENSION (b) DOES NOT
- INCLUDE DAMBAR PROTRUSION. ALLOWABLE
  DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
  DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER
  RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.15	0.25	0.006	0.010
D	12.35	12.80	0.486	0.504
E	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10°
$Q_1$	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, a customer application in which the product of the respective products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

MC74HC273A/D