# -5 V Differential ECL to TTL Translator

#### Description

The MC10ELT/100ELT25 is a differential ECL to TTL translator. Because ECL levels are used, a +5 V, -5.2 V (or -4.5 V) and ground are required. The small outline 8-lead package and the single gate of the ELT25 makes it ideal for those applications where space, performance and low power are at a premium.

The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open.

The 100 Series contains temperature compensation.

#### Features

- 2.6 ns Typical Propagation Delay
- 100 MHz F<sub>MAX</sub> CLK
- 24 mA TTL Outputs
- Flow Through Pinouts
- Operating Range:  $V_{CC} = 4.5 \text{ V}$  to 5.5 V with GND = 0 V;  $V_{EE} = -4.2 \text{ V}$  to -5.7 V with GND = 0 V
- Internal Input 50 KΩ Pulldown Resistors
- Q Output will default HIGH with inputs open or < 1.3 V
- Pb-Free Packages are Available



### **ON Semiconductor®**

http://onsemi.com

8 8 8 8 8

HLT25

ALYW

8 8 8 8 8

HT25

片片片

ALYW=

H

#### MARKING DIAGRAMS\*



D SUFFIX CASE 751








8 A A A A

1 🗄 🗄

KLT25

ALYW



DFN8 MN SUFFIX CASE 506AA


Н	= MC10	Α	= Assembly Location
Κ	= MC100	L	= Wafer Lot
5F	= MC10	Υ	= Year
2U	= MC100	W	= Work Week
М	= Date Code	•	= Pb-Free Package


(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.





#### Table 1. PIN DESCRIPTION

Pin	Function
D, D	ECL Differential Inputs
Q	TTL Output
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
$V_{\text{EE}}$	Negative Supply
GND	Ground
NC	No Connect
EP	(DFN8 only) Thermal exposed pad must be con- nected to a sufficient thermal conduit. Electric- ally connect to the most negative supply (GND) or leave unconnected, floating open.

#### Table 2. ATTRIBUTES

Characteristic	Va	lue	
Internal Input Pulldown Resistor	75	kΩ	
Internal Input Pullup Resistor	N,	/A	
ESD Protection	> 1 > 40	kV 00 V	
Moisture Sensitivity, Indefinite Time C	Pb Pkg	Pb-Free Pkg	
	SOIC-8 TSSOP-8 DFN8	Level 1 Level 1 Level 1	Level 1 Level 3 Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0	@ 0.125 in
Transistor Count	38 De	evices	
Meets or exceeds JEDEC Spec EIA/	JESD78 IC Latchup Test		

1. For additional information, see Application Note AND8003/D.

#### Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V	V <sub>EE</sub> = -5.0 V	7	V
$V_{EE}$	Negative Power Supply	GND = 0 V	V <sub>CC</sub> = +5.0 V	-8	V
V <sub>IN</sub>	Input Voltage	GND = 0 V		0 to V <sub>EE</sub>	V
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 SOIC-8	190 130	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8	41 to 44	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8 TSSOP-8	185 140	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44 $\pm5\%$	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN8 DFN8	129 84	°C/W °C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free	<2 to 3 sec @ 248°C <2 to 3 sec @ 260°C		265 265	°C
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	(Note 2)	DFN8	35 to 40	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

2. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
VIH	Input HIGH Voltage (Single-Ended) (Note 4)	-1230		-890	-1130		-810	-1060		-720	mV
VIL	Input LOW Voltage (Single-Ended) (Note 4)	-1950		-1500	-1950		-1480	-1950		-1445	mV
$V_{BB}$	Output Voltage Reference	-1.43		-1.30	-1.35		-1.25	-1.31		-1.19	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Notes 4 and 5)	-2.8		0.0	-2.8		0.0	-2.8		0.0	V
I <sub>IH</sub>	Input HIGH Current			255			175			175	μA
IIL	Input LOW Current	0.5			0.5			0.3			μA

#### Table 4. 10ELT SERIES NECL INPUT DC CHARACTERISTICS $V_{CC} = 5.0 \text{ V}$ ; $V_{EE} = -5.0 \text{ V}$ ; GND = 0 V (Note 3)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

3. Input parameters vary 1:1 with GND. V<sub>EE</sub> can vary +0.06 V to -0.5 V.

4. TTL output  $R_L = 500 \Omega$  to GND

5. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with GND.

#### Table 5. 100ELT SERIES NECL INPUT DC CHARACTERISTICS V<sub>CC</sub> = 5.0 V; V<sub>EE</sub> = -5.0 V; GND = 0 V (Note 6)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) (Note 7)	-1165		-880	-1165		-880	-1165		-880	mV
VIL	Input LOW Voltage (Single-Ended) (Note 7)	-1810		-1475	-1810		-1475	-1810		-1475	mV
V <sub>BB</sub>	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Notes 7 and 8)	-2.8		0.0	-2.8		0.0	-2.8		0.0	V
I <sub>IH</sub>	Input HIGH Current			255			175			175	μA
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

6. Input parameters vary 1:1 with GND. V<sub>EE</sub> can vary +0.8 V to –0.5 V.

7. TTL output  $R_L = 500 \Omega$  to GND

8. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with GND.

#### Table 6. TTL OUTPUT DC CHARACTERISTICS V<sub>CC</sub> = 4.5 V to 5.5 V; T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -3.0 mA	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 24 mA			0.5	V
I <sub>CCH</sub>	Power Supply Current			11	16	mA
I <sub>CCL</sub>	Power Supply Current			13	18	mA
I <sub>EE</sub>	Negative Power Supply Current			15	21	mA
I <sub>OS</sub>	Output Short Circuit Current		-150		-60	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency					100					MHz
t <sub>PLH</sub>	Propagation Delay @ 1.5 V	1.7		3.6	1.7		3.6	1.7		3.6	ns
t <sub>PHL</sub>	Propagation Delay @ 1.5 V	2.6		4.1	2.6		4.1	2.6		4.1	ns
t <sub>JITTER</sub>	Random Clock Jitter (RMS)					35					ps
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times QTTL 10% - 90%					1.9 2.3					ns
V <sub>PP</sub>	Input Swing (Note 11)	200		1000	200		1000	200		1000	mV

Table 7. AC CHARACTERISTICS V<sub>CC</sub>= 5.0 V; V<sub>EE</sub>= -5.0 V; GND= 0 V (Note 9 and Note 10)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

9. V<sub>CC</sub> can vary  $\pm$  0.25 V.

 $V_{EE}$  can vary +0.6 V to -0.5 V for 10ELT;  $V_{EE}$  can vary +0.8 V to -0.5 V for 100ELT. 10.  $R_L$  = 500  $\Omega$  to GND and  $C_L$  = 20 pF to GND. Refer to Figure 2.

11.  $V_{PP}$  (min) is the minimum input swing for which AC parameters are guaranteed. The device has a DC gain of  $\approx$  40.




Figure 2. TTL Output Loading Used for Device Evaluation

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC10ELT25D	SOIC-8	98 Units / Rail
MC10ELT25DG	SOIC-8 (Pb-Free)	98 Units / Rail
MC10ELT25DR2	SOIC-8	2500 / Tape & Reel
MC10ELT25DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
MC10ELT25DT	TSSOP-8	100 Units / Rail
MC10ELT25DTG	TSSOP-8 (Pb-Free)	100 Units / Rail
MC10ELT25DTR2	TSSOP-8	2500 / Tape & Reel
MC10ELT25DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel
MC10ELT25MNR4	DFN8	1000 / Tape & Reel
MC10ELT25MNR4G	DFN8 (Pb-Free)	1000 / Tape & Reel
MC100ELT25D	SOIC-8	98 Units / Rail
MC100ELT25DG	SOIC-8 (Pb-Free)	98 Units / Rail
MC100ELT25DR2	SOIC-8	2500 / Tape & Reel
MC100ELT25DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
MC100ELT25DT	TSSOP-8	100 Units / Rail
MC100ELT25DTG	TSSOP-8 (Pb-Free)	100 Units / Rail
MC100ELT25DTR2	TSSOP-8	2500 / Tape & Reel
MC100ELT25DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel
MC100ELT25MNR4	DFN8	1000 / Tape & Reel
MC100ELT25MNR4G	DFN8 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource F	Refe	erence of Application Notes
AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AH** 




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE MOLE DEOTEVICEN
- MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) 4.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
  751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
в	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
к	0.40	1.27	0.016	0.050	
Μ	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	


#### SOLDERING FOOTPRINT\*





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### PACKAGE DIMENSIONS

TSSOP-8 DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A** 









DETAIL E

لک

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- (0.006) FER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD
  FLASH OR PROTRUSION. INTERLEAD FLASH OR
  PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
  PER SIDE.
  TERMINAL NUMBERS ARE SHOWN FOR
  REFERENCE ONLY.
  DIMENSIONED DE DE DETERDUMENT

MILLIMETERS

6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

INCHES


MIN MAX 0.114 0.122

0.026 BSC

0.193 BSC 0°6

#### PACKAGE DIMENSIONS

DFN8 CASE 506AA-01 ISSUE D



NOTES

D2 E

E2

е K

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994 . CONTROLLING DIMENSION: MILLIMETERS.
- 2 3. DIMENSION b APPLIES TO PLATED
- TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED 4 VALS.

PAD /	AS WELL	AS THE	IERMIN
	MILLIN	IETERS	
DIM	MIN	MAX	
Α	0.80	1.00	
A1	0.00	0.05	
A3	0.20	REF	
b	0.20	0.30	
D	2.00	BSC	

1.10 1.30

2.00 BSC

0.20 0.25

0.70 0.90 0.50 BSC

0.35

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative