
STP16CPPS05



Low voltage 16-bit constant current LED sink driver with auto power-saving

Datasheet - production data



Features

- Low voltage power supply down to 3 V
- 16 constant current output channels
- Adjustable output current through external resistor
- Serial data IN/parallel data OUT
- Auto power-saving
- 3.3 V MCU-driving capability
- Output current: 3 to 40 mA
- 30 MHz clock frequency
- Available in high thermal efficiency TSSOP exposed pad
- ESD protection: 2 kV HBM, 200 V MM

Description

The STP16CPPS05 is a monolithic, low voltage, low current power 16-bit shift register designed for LED panel displays. The device features a 16bit serial-in, parallel-out shift register that feeds a 16-bit D-type storage register. In the output stage, sixteen regulated current sources are designed to provide 3 to 40 mA of constant current to drive the LEDs.

The STP16CPPS05 output current can be adjusted through an external resistor to control the light intensity of the LEDs. LED brightness is

adjustable from 0% to 100% via the \overline{OE} pin.

The auto power-shutdown and auto power-ON feature allows the device to save power with no external intervention.

The STP16CPPS05 guarantees a 20 V output driving capability, allowing users to connect more LEDs in series. The high 30 MHz clock frequency makes the device suitable for high data rate transmission. The 3.3 V supply is well suited for applications which interface a 3.3 V MCU. Compared to a standard TSSOP package, the TSSOP with exposed pad increases heat dissipation capability by a factor of 2.5.

Table 1: Device summary

Order code	Package	Packing
STP16CPPS05MTR	SO-24	1000 parts per reel
STP16CPPS05TTR	TSSOP24	2500 parts per reel
STP16CPPS05XTTR	TSSOP24 exposed pad	2500 parts per reel
STP16CPPS05PTR	QSOP-24	2500 parts per reel

DocID16536 Rev 4

This is information on a product in full production.

Contents

Con	tents		
1	Summa	ry description	3
	1.1	Pin connection and description	3
2	Electrica	al ratings	4
	2.1	Absolute maximum ratings	4
	2.2	Thermal data	4
	2.3	Recommended operating conditions	5
3	Electrica	al characteristics	6
4	Equivale	ent circuit and outputs	8
5	Timing	diagrams	11
6	-	characteristics	
7	Auto po	wer-saving	
8	Package	e information	20
	8.1	QSOP-24 package information	21
	8.2	SO-24 package information	23
	8.3	TSSOP24 package information	24
	8.4	TSSOP24 exposed pad package information	26
	8.5	TSSOP24, TSSOP24 exposed pad and	
		SO-24 packing information	28
9	Revisio	n history	



1 Summary description

Table 2: Typical current accuracy								
Output voltore	Current accuracy		Output ourroat	N	Tomporatura			
Output voltage	Between bits	Between ICs	Output current	V _{DD}	Temperature			
≥ 1.3 V	± 1%	± 2%	5 to 40 mA	3.3 V to 5 V	25 °C			

1.1 Pin connection and description

GND		24 V _{DD}	
SDI	[] 2	23 🛛 R-EXT	
CLK	[] 3	22] SDO	
LE	[₄	21] OE	
OUTO	[5	20] OUT15	
OUT1	[6	19] OUT14	
OUT2	[7	18 0UT13	
OUT3	[8	17 0UT12	
OUT4	e]	16] OUT11	
OUT5	[10	15] OUT10	
OUT6	[11	14] OUT9	
OUT7	[12	13] OUT8	
	CS15		
	6510		GIPD180320161202MT

Figure 1: Pin connection



The exposed pad should be electrically connected to a metal land electrically isolated or connected to ground.

Table 3: Pin description

Pin n°	Symbol	Name and function
1	GND	Ground terminal
2	SDI	Serial data input terminal
3	CLK	Clock input terminal
4	LE	Latch input terminal - detect mode 1 (see operation principle)
5-20	OUT 0-15	Output terminal
21	OE	Input terminal of output enable (active low) - detect mode 1 (see operation principle)
22	SDO	Serial data out terminal
23	R-EXT	Input terminal for an external resistor for constant current programming
24	V _{DD}	Supply voltage terminal



2 Electrical ratings

2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other condition above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V _{DD}	Supply voltage	0 to 7	V
Vo	Output voltage		
lo	Output current		
VI	Input voltage	-0.4 to V_{DD}	V
Ignd	GND terminal current	800	mA
f _{CLK}	Clock frequency 50		MHz
TJ	Junction temperature range ⁽¹⁾	nge ⁽¹⁾ -40 to +170	

Table 4: Absolute maximum ratings

Notes:

⁽¹⁾ Such absolute value is based on the thermal shutdown protection.

2.2 Thermal data

Table 5: Thermal data

Symbol	Parameter		Value	Unit
TA	Operating free-air temperature range	-40 to +125	°C	
T _{J-OPR}	Operating thermal junction temperature range		-40 to +150	°C
Tstg	Storage temperature range		-55 to +150	°C
	Thermal resistance junction-ambient ⁽¹⁾	SO-24	42.7	°C/W
		TSSOP24	55	°C/W
RthJA		TSSOP24 ⁽²⁾	37.5	°C/W
		exposed pad	37.5	0/00
		QSOP-24	55	°C/W

Notes:

 $^{(1)}$ According with JEDEC standard 51-7B.

⁽²⁾ The exposed pad should be soldered directly to the PCB to realize the thermal benefits.



2.3 Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vdd	Supply voltage		3.0		5.5	V
Vo	Output voltage				20	V
lo	Output current	OUTn	3		40	mA
Іон	Output current	SERIAL-OUT			+1	mA
Iol	Output current	SERIAL-OUT			-1	mA
VIH	Input voltage		$0.7 V_{DD}$		V _{DD}	V
VIL	Input voltage		-0.3		0.3 V _{DD}	V
t _{wLAT}	LE pulse width		20			ns
t _{wCLK}	CLK pulse width		10			ns
t _{wEN}	OE pulse width	V _{DD} = 3.0 V to 5.0 V	100			ns
tsetup(d)	Setup time for DATA		8			ns
thold(d)	Hold time for DATA		5			ns
tsetup(L)	Setup time for LATCH		8			ns
fськ	Clock frequency	Cascade operation ⁽¹⁾			30	MHz

Table 6: Recommended operating conditions

Notes:

 $^{(1)}$ If the device is connected in cascade, it may not be possible achieve the maximum data transfer. Please consider the timings carefully.



3 Electrical characteristics

 V_{DD} = 3.3 V to 5 V, T_{A} = 25 °C, unless otherwise specified.

Table 7: Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ViH	Input voltage high level		0.7 V _{DD}		Vdd	V
VIL	Input voltage low level		GND		0.3 V _{DD}	V
I _{ОН}	Output leakage current	V _{OH} = 20 V			1	μA
Vol	Output voltage (serial-OUT)	I _{OL} = 1 mA			0.4	V
Vон	Output voltage (serial-OUT)	I _{OH} = -1 mA	V _{DD} -0.4V			V
I _{OL1}		$V_O = 0.3 V$, $R_{ext} = 4 k\Omega$	4.75	5	5.25	
I _{OL2}	Output current	$V_0 = 0.3 V$, $R_{ext} = 1 k\Omega$	19	20	20	mA
I _{OL3}		V_O = 1.3 V, R_{ext} = 497 Ω	38	40	42	
Δl _{OL1}		$V_{O} = 0.3 \text{ V}, I_{O} = 5 \text{ mA},$ $R_{ext} = 4 \text{ k}\Omega$		± 1	±5	
Δl _{OL2}	Output current error between bit (all output ON)	$V_0 = 0.3 \text{ V}, I_0 = 20 \text{ mA},$ R _{ext} = 980 Ω		± 0.5	± 3	%
Δlol3		$V_0 = 1.3 V$, $I_0 = 40 mA$, R _{ext} = 490 Ω		± 0.5	± 3	
R _{SIN(up)}	Pull-up resistor		150	300	600	kΩ
RSIN(down)	Pull-down resistor		100	200	400	kΩ
I _{DD(OFF1)}		$R_{EXT} = 1 k\Omega,$ $I_{OUT} = 20 mA,$ OUT 0 to 15 = OFF		5.4	7.5	
IDD(OFF2)	Supply current (OFF)	$R_{EXT} = 497 \Omega,$ $I_{OUT} = 40 mA$ OUT 0 to 15 = OFF		8.0	9.5	
Idd(on1)	Supply current (ON)	$R_{EXT} = 1 k\Omega,$ lout = 20 mA, OUT 0 to 15 = ON		5.5	7.5	mA
I _{DD(ON2)}		R _{EXT} = 497 Ω, I _{OUT} = 40 mA OUT 0 to 15 = ON		8.1	9.5	
	Shut-down current all	VDD = 3.3 V		160	200	
IDD(SH)	latched data = L	VDD = 5 V		190	240	μA
Thermal	Thermal protection			170		°C



STP16CPPS05

Table 8: Switching characteristics								
Symbol	Parameter	Test conditions		Min.	Тур.	Max.	Unit	
	Propagation delay time,		$V_{DD} = 3.3 V$	-	53.5	86.5		
t _{PLH1}	CLK- OUTn , LE = H,						ns	
	OE = L		$V_{DD} = 5 V$	-	32	46.5		
	Propagation delay time,		V _{DD} = 3.3 V	-	48	75.5		
tPLH2	LE- OUTn ,		V _{DD} = 5 V	-	30	43	ns	
	OE = L				00	-10		
	Propagation delay time,		$V_{DD} = 3.3 V$	-	71.5	118		
tplh3	OE - OUTn , LE = H		$V_{DD} = 5 V$	-	43	62	ns	
t	Propagation delay time,		$V_{DD} = 3.3 V$	15	21	31		
t _{PLH}	CLK-SDO		$V_{DD} = 5 V$	11	15	21	ns	
	Propagation delay time,	$V_{IH} = V_{DD}$	$V_{DD} = 3.3 \text{ V}$	-	27.5	39		
tPHL1	$CLK-\overline{OUTn}$, $LE = H$, $\overline{OE} = L$	$V_{IL} = GND$ $C_L = 10 \text{ pF}$ $I_0 = 20 \text{ mA}$ $V_L = 3.0 \text{ V}$	$V_{DD} = 5 V$	-	22	30.5	ns	
	Propagation delay time,	$R_{ext} = 1 K\Omega$ $R_L = 60 \Omega$	V _{DD} = 3.3 V	_	11.5	17.5		
t _{PHL2}	$LE-OUTn$, $\overline{OE} = L$		$V_{DD} = 5 V$	-	8	11.5	ns	
	Propagation delay time,		V _{DD} = 3.3 V	-	24	33.5		
tphl3	OE - OUTn , LE = H		$V_{DD} = 5 V$	-	21	28.5	ns	
	Propagation delay time,		V _{DD} = 3.3 V	17.5	24	36		
t PHL	CLK-SDO		$V_{DD} = 5 V$	12.5	17	25	ns	
	Output rise time		$V_{DD} = 3.3 V$	-	29	54		
ton	10~90% of voltage waveform		$V_{DD} = 5 V$	-	10	17	ns	
	Output fall time		$V_{DD} = 3.3 V$	-	4.5	6		
toff	90~10% of voltage waveform		$V_{DD} = 5 V$	-	3.5	5	ns	
tr	CLK rise time ⁽¹⁾			-		5000	ns	
t _f	CLK fall time ⁽¹⁾			-		5000	ns	


V_{DD} = 3.3 V to 5 V, T_A = 25 °C, unless otherwise specified.


Notes:

⁽¹⁾ In order to achieve high cascade data transfer, please consider tr/tf timings carefully.




4 Equivalent circuit and outputs










DocID16536 Rev 4 9/31

57



DocID16536 Rev 4



5 Timing diagrams

CLOCK	LE	OE	SERIAL-IN OUT0 OUT7 OUT15		SDO
_ -	Н	L	Dn	Dn Dn Dn - 7 Dn -15	
_ -	L	L	Dn + 1	No change	Dn - 14
_ -	Н	L	Dn + 2	Dn + 2 Dn - 5 Dn -13	Dn - 13
- _	Х	L	Dn + 3	Dn + 2 Dn - 5 Dn -13	Dn - 13
- _	Х	Н	Dn + 3	OFF	Dn - 13



OUTn = ON when Dn = H OUTn = OFF when Dn = L.




Figure 7: Timing diagram

2

1 Latch and output enable terminals are level-sensitive and are not synchronized with rising or falling edge of CLK signal.

2 When LE terminal is low level, the latch circuit holds previous set of data.

3 When LE terminal is high level, the latch circuit refreshes new set of data from SDI chain.

4 When \overline{OE} terminal is at low level, the output terminals Out 0 to Out 15 respond to data in the latch circuits, either '1' for ON or '0' for OFF.

5 When \overline{OE} terminal is at high level, all output terminals are switched OFF.



DocID16536 Rev 4

Timing diagrams

STP16CPPS05

 Table 10: Enable IO: shutdown truth table									
CLOCK	LE	SDI ₀ SDI ₇ SDI ₁₅	SH	Auto power-up	OUTn				
_ -	Н	All = L	Active	Not active ⁽¹⁾	OFF				
	L	No change	No change	No change	No change				
_ -	Н	One or more = H	Not active	Active	X ⁽²⁾				

Notes:

 $^{\left(1\right) }$ At power-up, the device starts in shutdown mode.

(2) Undefined.

Figure 8: Clock, serial-in, serial-out				
[†] wclĸ ◄────►				
СLК 50% 50%				
SDI 50%				
SDO				



AMG130220170701MT





Figure 10: Outputs



DocID16536 Rev 4 13/31

6 Typical characteristics




Table 11: Output current vs. R-EXT resistor

R- _{EXT} (Ω)	Output current (mA)
23700	1
11730	2
6930	3
4090	5
2025	10
1000	20
667	30
497	40
331	60

14/31



Conditions:

Temperature = 25 °C, V_{DD} = 3.3 V; 5.0 V, I_{SET} = 3 mA; 5 mA; 10 mA; 20 mA; 50 mA; 60 mA.





Figure 12: ISET vs drop out voltage (Vdrop)

Table 12: ISET vs drop out voltage (Vdrop)

lout (mA)	Avg (mV) @ 3.3 V	Avg (mV) @ 5.0 V
3	36	37
5	71	72
10	163	163
20	346	347
40	724	724
60	1080	1110



Typical characteristics



5 10 15 20 25 30 35 40 45 50 55 60 65

lset (mA)




GIPD210320161334MT

DocID16536 Rev 4


0

0



8

The exposed pad should be soldered to the PCB to obtain the thermal benefits.



Notes:

⁽¹⁾ The reference level for the T_{ON} characteristics is 50% of \overline{OE} signal and 90% of output current. ⁽²⁾The reference level for the T_{OFF} characteristics is 50% of \overline{OE} signal and 10% of output current.

Electrical conditions: Vdd = 3.3 V, Vin = Vdd, Vled = 3.0 V, RL = 60 Ω , CL = 10 pF Ch1 (Yellow) = \overline{OE} , Ch2 (Blue) = CLK, Ch3 (Purple) = VOUT, Ch4 (Green) = OUT

57

DocID16536 Rev 4

7 Auto power-saving

The auto power-saving feature minimizes the quiescent current if no active data is detected on the latches and auto powers-up the device as the first active data is latched.



Figure 18: Auto power-saving feature

Electrical conditions:

Temp. = 25 °C, Vdd = 3.3 V, Vin = Vdd, Vled = 3.0 V, RL = 60 Ω, CL = 10 pF


Ch1 (Yellow) = \overline{OE} , Ch2 (Blue) = CLK, Ch3 (Purple) = LE, Ch4 (Green) = idd

Idd consumption:

Idd (normal operation) = 4.2 mA

Idd (shut down condition) = 190 µA







Electrical conditions:

temp. = 25 °C, Vdd = 3.3 V, Vin = Vdd, Vled = 3.0 V, Iset = 20 mA

Ch1 (Yellow) = SDI, Ch2 (Blue) = CLK, Ch3 (Purple) = LE, Ch4 (Green) = first output ON



When the device goes from AUTO power saving to normal operative condition, the first output that switch ON shows TON condition as seen in the plot above.



8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



QSOP-24 package information 8.1




Figure 20: QSOP-24 package outline



21/31

Package information

Table 13: QSOP-24 mechanical data


STP16CPPS05

Dim.	mm		
Dini.	Min.	Тур.	Max.
А	1.54	1.62	1.73
A1	0.10	0.15	0.25
A2		1.47	
b	0.20		0.31
С	0.17		0.254
D	8.56	8.66	8.76
E	5.80	6.00	6.20
E1	3.80	3.91	4.01
е		0.635	
L	0.40	0.635	0.89
h	0.25	0.33	0.41
<	0°		8°

22/31



8.2 SO-24 package information




57

Package information

STP16CPPS05

Table 14: SO-24 mechanical data			
Dim.	mm		
Diili.	Min.	Тур.	Max.
A	2.35		2.65
A1	0.10		0.30
В	0.33		0.51
С	0.23		0.32
D	15.20		15.60
E	7.40		7.60
е		1.27	
Н	10.00		10.65
h	0.25		0.75
L	0.40		1.27
k	0		8
ddd			0.10

8.3 TSSOP24 package information



24/31

DocID16536 Rev 4



STP16CPPS05

Package information


Table 15: TSSOP24 mechanical data			
Dim.	mm		
Diili.	Min.	Тур.	Max.
A			1.1
A1	0.05		0.15
A2		0.9	
b	0.19		0.30
С	0.09		0.20
D	7.7		7.9
E	4.3		4.5
е		0.65 BSC	
Н	6.25		6.5
К	0°		8°
L	0.50		0.70





TSSOP24 exposed pad package information

Figure 23: TSSOP24 exposed pad package outline






STP16CPPS05

			Package information
Package information Table 16: TSSOP24 exposed pad mechanical data			
Dim		mm	
Dim.	Min.	Тур.	Max.
A			1.20
A1			0.15
A2	0.80	1.00	1.05
b	0.19		0.30
С	0.09		0.20
D	7.70	7.80	7.90
D1	4.80	5.00	5.2
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
E2	3.00	3.20	3.40
е		0.65	
L	0.45	060	075
L1		1.00	
k	0°		8°
aaa			0.10



8.5 TSSOP24, TSSOP24 exposed pad and SO-24 packing information






Table 17: TSSOP24 and TSSOP24 exposed pad tape and reel mechanical data

Dim.	mm		
	Min.	Тур.	Max.
A		-	330
С	12.8	-	13.2
D	20.2	-	
N	60	-	
Т		-	22.4
Ao	6.8	-	7
Во	8.2	-	8.4
Ко	1.7	-	1.9
Po	3.9	-	4.1
Р	11.9	-	12.1



STP16CPPS05

Table 18: SO-24 tape and reel mechanical data

Package information

Dim	mm		
Dim.	Min.	Тур.	Max.
А		-	330
С	12.8	-	13.2
D	20.2	-	
Ν	60	-	
Т		-	30.4
Ao	10.8	-	11.0
Во	15.7	-	15.9
Ko	2.9	-	3.1
Po	3.9	-	4.1
Р	11.9	-	12.1



9 Revision history

Table 19: Document revision history

Date	Revision	Changes
23-Oct-2009	1	First release.
16-Jun-2014	2	Updated Section 7: Package mechanical data. Added Section 8: Packaging mechanical data. Minor text changes.
08-Apr-2016	3	Updated Section 8.1: "QSOP-24 package information". Minor text changes.
09-Mar-2017	4	Updated <i>Figure 5:</i> "SDO terminal", <i>Figure 8:</i> "Clock, serial-in, serial-out" and <i>Figure 9:</i> "Clock, serial-in, latch, enable, outputs". Minor text changes.



STP16CPPS05

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

