# **Dual J-K Flip-Flop**

The MC14027B dual J–K flip–flop has independent J, K, Clock (C), Set (S) and Reset (R) inputs for each flip–flop. These devices may be used in control, register, or toggle functions.

## Features

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Logic Swing Independent of Fanout
- Logic Edge–Clocked Flip–Flop Design
- Logic State is Retained Indefinitely with Clock Level Either High or Low; Information is Transferred to the Output Only on the Positive–Going Edge of the Clock Pulse
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4027B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

## MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	–0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
PD	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: –7.0 mW/°C From  $65^{\circ}$ C To  $125^{\circ}$ C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



## **ON Semiconductor®**


http://onsemi.com



## **PIN ASSIGNMENT**

Q <sub>A</sub> [			D V <sub>DD</sub>
Q <sub>A</sub> [	2		] Q <sub>B</sub>
C <sub>A</sub> [	3	14	] <u>Q</u> B
R <sub>A</sub> [	4		] C <sub>B</sub>
K <sub>A</sub> [	5	12	] R <sub>B</sub>
J <sub>A</sub> [	6		] K <sub>B</sub>
S <sub>A</sub> [	7	10	] J <sub>B</sub>
v <sub>ss</sub> [	8	9	] S <sub>B</sub>

## MARKING DIAGRAM



## **ORDERING INFORMATION**


See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

## MC14027B

TRUTH TABLE
-------------

		Inp	uts			Outp	outs*	
Cţ	J	К	S	R	Q <sub>n</sub> ‡	Q <sub>n+1</sub>	Q <sub>n+1</sub>	
~	1	Х	0	0	0	1	0	
	Х	0	0	0	1	1	0	
	0	Х	0	0	0	0	1	
7	Х	1	0	0	1	0	1	
7	1	1	0	0	Qo	Qo	Qo	
~	Х	Х	0	0	Х	Qn	$\overline{Q}_n$	No Change
Х	Х	Х	1	0	Х	1	0	Change
Х	Х	Х	0	1	Х	0	1	
Х	Х	Х	1	1	Х	1	1	
X = Don' † = Leve		9		<sup>‡</sup> = Pres * = Next		9		

## **BLOCK DIAGRAM**



### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
MC14027BDG	SOIC-16 (Pb-Free)	48 Units / Rail		
NLV14027BDG*	SOIC-16 (Pb-Free)	48 Units / Rail		
MC14027BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel		
NLV14027BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

## MC14027B

				-5	5°C		25°C		125	5°C	
Characteristic		Symbol	V <sub>DD</sub> Vdc	Min	Мах	Min	Typ (Note 2)	Мах	Min	Max	Unit
Output Voltage $V_{in} = V_{DD} \text{ or } 0$	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	_ _ _	Vdc
	"0" Level	V <sub>IL</sub>	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$      (V_O = 0.5 \text{ or } 4.5 \text{ Vdc}) \\ (V_O = 1.0 \text{ or } 9.0 \text{ Vdc}) \\ (V_O = 1.5 \text{ or } 13.5 \text{ Vdc}) $	"1" Level	VIH	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	Source	I <sub>OH</sub>	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - - -	mAdc
(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		l <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	- - -	1.0 2.0 4.0	- - -	0.002 0.004 0.006	1.0 2.0 4.0	_ _ _	30 60 120	μAdc
Total Supply Current (Note (Dynamic plus Quiesce Per Package) (C <sub>L</sub> = 50 pF on all outp buffers switching)	Ι <sub>Τ</sub>	5.0 10 15			I <sub>T</sub> = (′	0.8 μΑ/kHz) f 1.6 μΑ/kHz) f 2.4 μΑ/kHz) f	+ I <sub>DD</sub>			μAdc	

#### ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
The formulas given are for the typical characteristics only at 25°C.

4. To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 


where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.002.

## MC14027B

## SWITCHING CHARACTERISTICS (Note 5) (C<sub>L</sub> = 50 pF, T<sub>A</sub> = $25^{\circ}$ C)


Characteristic	Symbol	V <sub>DD</sub>	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH}$ , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 12.5 \text{ ns}$	t <sub>тLH</sub> , t <sub>тнL</sub>	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Times <sup>**</sup> Clock to Q, Q $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 90 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 42 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ Set to Q, Q	tplh, tphL	5.0 10 15		175 75 50	350 150 100	ns
$t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 90 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 42 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$		5.0 10 15	- - -	175 75 50	350 150 100	
Reset to Q, Q $t_{PLH}$ , $t_{PHL}$ = (1.7 ns/pF) C <sub>L</sub> + 265 ns $t_{PLH}$ , $t_{PHL}$ = (0.66 ns/pF) C <sub>L</sub> + 67 ns $t_{PLH}$ , $t_{PHL}$ = (0.5 ns/pF) C <sub>L</sub> + 50 ns		5.0 10 15		350 100 75	450 200 150	
Setup Times	t <sub>su</sub>	5.0 10 15	140 50 35	70 25 17	- - -	ns
Hold Times	t <sub>h</sub>	5.0 10 15	140 50 35	70 25 17	- - -	ns
Clock Pulse Width	t <sub>WH</sub> , t <sub>WL</sub>	5.0 10 15	330 110 75	165 55 38	- - -	ns
Clock Pulse Frequency	f <sub>cl</sub>	5.0 10 15	- - -	3.0 9.0 13	1.5 4.5 6.5	MHz
Clock Pulse Rise and Fall Time	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	- - -	- - -	15 5.0 4.0	μS
Removal Times Set	t <sub>rem</sub>	5 10 15	90 45 35	10 5 3		ns
Reset		5 10 15	50 25 20	- 30 - 15 - 10	- - -	
Set and Reset Pulse Width	t <sub>WH</sub>	5.0 10 15	250 100 70	125 50 35	- - -	ns

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Inputs R and S low. For the measurement of  $t_{WH},\, \text{I/f}_{CI},\, \text{and}\, P_D$  the Inputs J and K are kept high.

## Figure 1. Dynamic Signal Waveforms (J, K, Clock, and Output)





LOGIC DIAGRAM (1/2 of Device Shown)







DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION: SOIC-16 PAGE 1 OF 1								
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconductor	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥