SEMICONDUCTOR

74ALVCH162373

Low Voltage 16-Bit Transparent Latch with Bushold and 26 Ω Series Resistors in Outputs

General Description

The ALVCH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears <u>on</u> the bus when the Output Enable (OE) is LOW. When <u>OE</u> is HIGH, the outputs are in a high impedance state.

The ALVCH162373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The ALVCH162373 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address driver, clock drivers and bus transceivers/transmitters.

The 74ALVCH162373 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with output compatibility up to 3.6V.

The 74ALVCH162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V to 3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors

November 2001

Revised November 2001


- 26Ω series resistors in outputs
- t_{PD} (I_n to O_n)
 - 3.8 ns max for 3.0V to 3.6V V_{CC} 5.0 ns max for 2.3V to 2.7V V_{CC} 9.0 ns max for 1.65V to 1.95V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:
 - Human body model > 2000V Machine model > 200V


Ordering	Code:
----------	-------

Logic Symbol

Ordering Number	Package Number	Package Description			
74ALVCH162373T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					

Pin Descriptions





74ALVCH162373 Low Voltage 16-Bit Transparent Latch with Bushold and 26 Ω Series Resistors in Outputs

© 2001 Fairchild Semiconductor Corporation DS500708

Connection Diagram

	. ,	_	
		48	_ LΕ ₁
o ₀ —	2	47	- 1 ₀
o ₁ —	3	46	- ĥ
GND -	4	45	- GNE
0 ₂ —	5	44	- 1 ₂
0 ₃ —	6	43	— I ₃
v _{cc} —	7	42	— v _{cc}
0 ₄ —	8	41	— I ₄
0 ₅ —	9	40	— 1 ₅
GND —	10	39	- GNC
o ₆ —	11	38	- 1 ₆
0 ₇ —	12	37	- 1 ₇
°8 —	13	36	— I ₈
o ₉ —	14	35	- I ₉
GND —	15	34	- GNC
0 ₁₀ —	16	33	- 1 ₁₀
0 ₁₁ —	17	32	— I ₁₁
v _{cc} —	18	31	- v _{cc}
0 ₁₂	19	30	- 1 _{1 2}
0 ₁₃ —	20	29	— I _{1 3}
GND —	21	28	- GNE
0 ₁₄ —	22	27	— I ₁₄
0 ₁₅ —	23	26	- 1 ₁₅
OE ₂	24	25	LE2
			1

Functional Description

The 74ALVCH162373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the ${\rm I}_{\rm n}$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

Logic Diagram

Truth Tables


	Inputs		Outputs
LE ₁	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
н	L	Н	н
			-
L	L	Х	O ₀
L	L Inputs	X	O ₀ Outputs
L LE ₂	-	X I ₈ –I ₁₅	1
	Inputs		Outputs
LE ₂	Inputs OE ₂	I ₈ -I ₁₅	Outputs O ₈ –O ₁₅
LE ₂	Inputs OE ₂ H	I ₈ -I ₁₅ X	Outputs O ₈ -O ₁₅ Z

н L = LOW Voltage Level

= Immaterial (HIGH or LOW, control inputs may not float) = High Impedance

X Z O₀ = Previous O₀ before HIGH-to-LOW of Latch Enable

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LEn. The 3-STATE outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (V _I)	-0.5V to 4.6V
Output Voltage (V _O) (Note 2)	–0.5V to V_CC +0.5V
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V_{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

74ALVCH162373 **Recommended Operating** Conditions (Note 3) Power Supply Operating 1.65V to 3.6V 0V to V_{CC} Input Voltage (VI) 0V to V_{CC} Output Voltage (V_O) Free Air Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate (Δt/ΔV) V_{IN} = 0.8V to 2.0V, V_{CC} = 3.0V 10 ns/V Note 1: The Absolute Maximum Ratings are those values beyond which

Note 1: I ne Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed, limited to 4.6V. Note 3: Floating or unused control inputs must be held HIGH or LOW.


 v_{cc} Symbol Parameter Conditions Min Max Units (V) 0.65 x V_{CC} VIH HIGH Level Input Voltage 1.65 - 1.95 2.3 - 2.7 v 17 2.7 - 3.6 2.0 VIL LOW Level Input Voltage 1.65 - 1.95 0.35 x V_{CC} V 2.3 - 2.7 0.7 2.7 - 3.6 0.8 $I_{OH} = -100 \ \mu A$ V_{OH} HIGH Level Output Voltage 1.65 - 3.6 V_{CC} - 0.2 $I_{OH} = -2 \text{ mA}$ 1.65 1.2 $I_{OH} = -4 \text{ mA}$ 2.3 1.9 $I_{OH} = -6 \text{ mA}$ 2.3 1.7 V 3.0 24 $I_{OH} = -8 \text{ mA}$ 2.7 2 $I_{OH} = -12 \text{ mA}$ 3.0 2 VOL LOW Level Output Voltage $I_{OL} = 100 \ \mu A$ 1.65 - 3.6 0.2 $I_{OL} = 2 \text{ mA}$ 1.65 0.45 $I_{OL} = 4 \text{ mA}$ 23 04 $I_{OL} = 6 \text{ mA}$ 2.3 0.55 V 3.0 0.55 $I_{OL} = 8 \text{ mA}$ 2.7 0.6 $I_{OL} = 12 \text{ mA}$ 0.8 3 $0 \leq V_I \leq 3.6V$ ±5.0 Input Leakage Current 3.6 μA I₁ **Bushold Input Minimum** V_{IN} = 0.58V 1.65 25 I_{I(HOLD)} V_{IN} = 1.07V Drive Hold Current 1.65 -25 $V_{IN} = 0.7V$ 2.3 45 $V_{IN} = 1.7V$ 2.3 -45 μΑ $V_{IN} = 0.8V$ 3.0 75 $V_{IN} = 2.0V$ 3.0 -75 $0 < V_O \le 3.6V$ 3.6 ±500 $0 \le V_O \le 3.6V$ 3-STATE Output Leakage 3.6 +10μΑ I_{oz} Quiescent Supply Current $V_I = V_{CC}$ or GND, $I_O = 0$ 3.6 40 μА I_{CC} $V_{IH} = V_{CC} - 0.6V$ 3 - 3.6 750 Increase in I_{CC} per Input μΑ ΔI_{CC}

DC Electrical Characteristics

Symbol	Parameter	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C, R_L = 500\Omega$								
		C _L = 50 pF			C _L = 30 pF			Units		
		$V_{CC} = 3.3V \pm 0.3V$ V _C		V _{CC} =	V _{CC} = 2.7V		$V_{CC} = \textbf{2.5V} \pm \textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$	
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus	1.3	3.8	1.5	5.0	1.0	4.5	1.5	9.0	ns
t _{PHL} , t _{PLH}	Propagation Delay LE to Bus	1.3	4.1	1.5	5.4	1.0	4.9	1.5	9.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.4	1.5	5.9	1.0	5.4	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.5	1.5	4.9	1.0	4.4	1.5	7.9	ns
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns
t _S	Setup Time	1.5		1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		1.0		ns

Capacitance

Symbol	Parameter		Conditions	T _A = -	Units	
Symbol			Conditions	v _{cc}	Typical	Units
CIN	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance O	utputs Enabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	20	pF
				2.5	20	рг



74ALVCH162373

