

ESDA8V2-1MX2

EOS and ESD Transil™ protection for charger and battery port

Features

- Breakdown voltage V_{BR} = 8.2 V
- Unidirectional device
- High peak power dissipation: 500 W (8/20 µs waveform)
- ESD protection level better than IEC 61000-4-2, level 4: 30 kV contact discharge
- Low leakage current (< 0.5 µA @ 5 V)
- Very small PCB area (1.45 mm²)
- RoHS compliant

Benefits

- High EOS and ESD protection level
- High integration
- Suitable for high density boards
- Tiny package

Complies with the following standards:

- IEC 61000-4-2 level 4
 - ±15 kV (air discharge)
 - ±8 kV (contact discharge)
- MIL STD 883G Method 3015-7: class 3B
 - HBM (human body model): ≥8kV

Applications

Where EOS and ESD transient overvoltage protection in sensitive equipment is required, such as:

- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment





Figure 1. Functional diagram (top view)



Description

The ESDA8V2-1MX2 is a unidirectional single line Transil diode designed specifically for the protection of integrated circuits in portable equipment and miniaturized electonic devices subject to EOS and ESD transient overvoltages.

TM: Transil is a trademark of STMicroelectronics

August 2008 Rev 1 1/10

Characteristics ESDA8V2-1MX2

1 Characteristics

Table 1. Absolute maximum ratings ($T_{amb} = 25$ °C)

Symbol	Parameter	Value	Unit
V _{PP}	ESD discharge: IEC 61000-4-2 air discharge on input pin IEC 61000-4-2 contact discharge on input pin MIL STD 883G - Method 3015-7: class 3B	±30 ±30 ±30	kV
P _{PP}	Peak pulse power dissipation (8/20 μs) ⁽¹⁾ $T_{j initial} = T_{amb}$	500	W
I _{PP}	Peak pulse current (8/20 μs)	27	Α
T _j	Junction temperature range	-40 to +125	°C
T _{stg}	Storage temperature range	- 55 to +150	°C
T _L	Maximum lead temperature for soldering during 10 s	260	°C

^{1.} For a surge greater than the maximum values, the diode will fail in short-circuit

Table 2. Electrical characteristics (definitions)

Symbol	Parameter	1
V _{BR}	Breakdown voltage	¹ _F
I _{RM}	Leakage current @ V _{RM}	
V _{RM}	Stand-of voltage	V _{CL} V _{BR} V _{RM} V
V _{CL}	Clamping voltage	I _{BM}
I _{PP}	Peak pulse current	
C _{line}	Input line capacitance	Slope= 1/R _d


Table 3. Electrical characteristics (values, $T_{amb} = 25$ °C)

Symbol	Test Condition	Min	Тур	Max	Unit
V_{BR}	I _R = 1 mA	8.2			V
I _{RM}	$V_{RM} = 5 V$		0.1	0.5	μΑ
	$I_{PP} = 1 A (8/20 \mu s waveform)$			12	V
V _{CL}	$I_{PP} = 5 \text{ A (8/20 } \mu \text{s waveform)}$			13	V
	I _{pp} = 27 A (8/20 μs waveform)			18.5	V
C _{line}	$V_R = 0 \text{ V}, F_{OSC} = 1 \text{ MHz}, V_{OSC} = 30 \text{ mV}$		350	430	pF

ESDA8V2-1MX2 Characteristics

Figure 2. Relative variation of peak pulse power versus initial junction temperature (8/20 µs, typical values)

Figure 3. Peak pulse power versus exponential pulse duration (typical values)







Figure 4. Clamping voltage versus peak pulse current (8/20 µs, typical values)

Figure 5. Forward voltage drop versus peak forward current (typical values)






Figure 6. Junction capacitance versus reverse voltage applied (typical values)






Figure 7. ESD response to IEC 61000-4-2 (+30 kV air discharge)

Figure 8. ESD response to IEC 61000-4-2 (-30 kV air discharge)



2 Ordering information scheme

Figure 9. Ordering information scheme



ESDA8V2-1MX2 Package information

3 Package information

Epoxy meets UL94, V0

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at www.st.com.

Table 4. µQFN 2L dimensions





Figure 10. Footprint (dimensions in mm) Figure 11. Marking



Note:

Product marking may be rotated by 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

5/10

Package information ESDA8V2-1MX2





Figure 12. Tape and reel specifications

4 Recommendation on PCB assembly

4.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 13. Stencil opening dimensions



b) General design rule


Stencil thickness (T) = 75 \sim 125 μm

Aspect Ratio =
$$\frac{W}{T} \ge 1.5$$

Aspect Area =
$$\frac{L \times W}{2T(L+W)} \ge 0.66$$

- 2. Reference design
 - a) Stencil opening thickness: 100 µm
 - b) Stencil opening for leads: Opening to footprint ratio between 40% and 50%.

Figure 14. Recommended stencil windows position



4.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed
- 4. Solder paste with fine particles: powder particle size is 20-45 μm.

4.3 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ± 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

4.4 PCB design preference

- To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

4.5 Reflow profile

Figure 15. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note: Minimize air convection currents in the reflow oven to avoid component movement.

5 Ordering information

Table 5. Ordering information

Order code	Marking	Weight	Base qty	Delivery mode
ESDA8V2-1MX2	Y ⁽¹⁾	2.9 mg	3000	Tape and reel

^{1.} The marking can be rotated by 90° to diferentiate assembly location

6 Revision history

Table 6. Document revision history

Date	Revision	Changes
27-Aug-2008	1	Initial release

5/

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

57

10/10