

Numonyx[®] Axcell[™] P33-65nm Flash Memory

512-Mbit , 1-Gbit , 2-Gbit

Datasheet

Product Features

- High performance:
 - Easy BGA:
 - 95ns initial access time(512-Mbit, 1-Gbit)
 - 100ns initial access time(2-Gbit)
 - 25ns 16-word asynchronous-page read mode
 - 52MHz with zero WAIT states, 17ns clock-to-
 - data output synchronous-burst read mode - 4-, 8-, 16-, and continuous-word options for
 - burst mode

TSOP:

- 105ns initial access time(512-Mbit, 1-Gbit)

Easy BGA and TSOP:

- Buffered Enhanced Factory Programming at 2.0MByte/s (typ) using 512-word buffer
- 3.0V buffered programming at 1.46MByte/s (Typ) using 512-word buffer
- Architecture:
 - Multi-Level Cell Technology: Highest Density at Lowest Cost
 - Symmetrically-blocked architecture (512-Mbit, 1-Gbit, 2-Gbit)
 - Asymmetrically-blocked architecture, Four 32-KByte parameter blocks: Top or Bottom configuration (512-Mbit, 1-Gbit)
 - 128-KByte array blocks
 - Blank Check to verify an erased block
- Voltage and Power:
 - V_{CC} (core) voltage: 2.3V 3.6V

 - V_{CCQ} (I/O) voltage: 2.3V 3.6V Standby current: 70µA(Typ) for 512-Mbit, 75µA (Typ) for 1-Gbit
 - Continuous synchronous read current (Easy BGA): 21mA (Typ)/24mA (Max) at 52MHz

- Enhanced Security:
 - Absolute write protection: VPP = V_{SS}
 - Power-transition erase/program lockout
 - Individual zero-latency block locking
 - Individual block lock-down capability
 - Password Access feature
 - One-Time Programmable Register: - 64 OTP bits, programmed with unique information by Numonyx
 - 2112 OTP bits, available for customer programming
- Software:
 - 25µs (Typ) program suspend

 - 30µs (Typ) erase suspend
 Numonyx[®] Flash Data Integrator optimized
 - Basic Command Set and Extended Function
 - Interface (EFI) Command Set compatible
 - Common Flash Interface capable
- Density and Packaging
 - 56-Lead TSOP(512-Mbit, 1-Gbit)
 - 64-Ball Easy BGA(512-Mbit, 1-Gbit, 2-Gbit)
 - 16-bit wide data bus
- Quality and Reliability
 - JESD47E Compliant
 - Operating temperature: -40°C to +85°C
 - Minimum 100,000 erase cycles
 - 65nm process technology

Datasheet

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX[™] PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx, the Numonyx logo, and Axcell are trademarks or registered trademarks of Numonyx , B.V. or its subsidiaries in other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2013, Numonyx, B.V., All Rights Reserved.

Contents

1.0	Functional Description71.1Introduction71.2Overview71.3Virtual Chip Enable Description (2-Gbit)81.4Memory Map.9
2.0	Package Information
	2.1 56-Lead TSOP Package (512-Mbit, 1-Gbit) 11 2.2 64-Ball Easy BGA Package (512-Mbit, 1-Gbit, 2-Gbit) 12
3.0	Pinouts and Ballouts14
4.0	Signals164.1Dual-Die Configurations17
5.0	Bus Operations
	5.1Read - Asynchronous Single Word Mode185.2Read - Asynchronous Page Mode (Easy BGA)185.3Read - Synchronous Mode (Easy BGA)195.4Write195.5Output Disable205.6Standby205.7Reset20
6.0	Command Set216.1Device Command Codes216.2Device Command Bus Cycles22
7.0	Read Operation.247.1Read Array.247.2Read Device Identifier.247.3Read CFI.257.4Read Status Register257.5Clear Status Register25
8.0	Program Operation
0.0	8.1Word Programming268.2Buffered Programming268.3Buffered Enhanced Factory Programming.278.3.1BEFP Requirements and Considerations288.3.2BEFP Setup Phase288.3.3BEFP Program/Verify Phase298.3.4BEFP Exit Phase298.5Program Resume.308.6Program Protection30
9.0	Erase Operation
7.0	9.1Block Erase319.2Blank Check319.3Erase Suspend329.4Erase Resume329.5Erase Protection32
10.0	Security
	10.1 Block Locking

		10.1.1 Lock Block	
		10.1.2 Unlock Block	
		10.1.3 Lock-Down Block	
		10.1.4 Block Lock Status	
		10.1.5 Block Locking During Suspend	
	10.2	Selectable OTP Blocks	
	10.3	Password Access	.35
11.0	Regis	ster	.36
	11.1	Status Register (SR)	.36
	11.2		
		11.2.1 Read Mode (RCR.15)	.38
		11.2.2 Latency Count (RCR[14:11])	.38
		11.2.3 End of Word Line (EOWL) Considerations	
		11.2.4 WAIT Polarity (RCR.10)	
		11.2.5 WAIT Delay (RCR.8)	
		11.2.6 Burst Sequence (RCR.7)	
		11.2.7 Clock Edge (RCR.6)	
		11.2.8 Burst Wrap (RCR.3)	
	11 0	11.2.9 Burst Length (RCR[2:0])	
	11.3	One-Time Programmable (OTP) Registers	
		11.3.1 Reading the OTP Registers11.3.2 Programming the OTP Registers	
		11.3.3 Locking the OTP Registers	
12.0		er and Reset Specifications	
	12.1	Power-Up and Power-Down	
	12.2		
	12.3	Power Supply Decoupling	.4/
13.0	Maxi	mum Ratings and Operating Conditions	.48
	13.1	Absolute Maximum Ratings	
	13.2	Operating Conditions	.48
14 0	Flect	rical Specifications	49
14.0	14.1	DC Current Characteristics	
	14.1		
		-	
15.0		haracteristics	
	15.1	AC Test Conditions	
		Capacitance	
		AC Read Specifications	
	15.4 15.5	AC Write Specifications	
	15.5	Program and Erase Characteristics	
16.0			
	Orde	ring Information	.62
Α			
Α		lemental Reference Information	.63
Α	Supp		.63 .63
Α	Supp A.1	lemental Reference Information	.63 .63 .74
	Supp A.1 A.2 A.3	Ilemental Reference Information Common Flash Interface Flowcharts Write State Machine	.63 .63 .74 .83
A B	Supp A.1 A.2 A.3 Conv	Ventions - Additional Documentation	.63 .63 .74 .83 .87
	Supp A.1 A.2 A.3 Conv B.1	Ilemental Reference Information Common Flash Interface Flowcharts Write State Machine rentions - Additional Documentation Acronyms	.63 .63 .74 .83 .87 .87
	Supp A.1 A.2 A.3 Conv B.1 B.2	Ventions - Additional Documentation	.63 .63 .74 .83 .87 .87 .87

1.0 Functional Description

1.1 Introduction

This document provides information about the Numonyx[®] Axcell[™] P33-65nm Flash memory and describes its features, operations, and specifications.

P33-65nm is the latest generation of Numonyx[®] Axcell[™] P33 Flash memory to the embedded flash market segment, offered in 64-Mbit up through 2-Gbit. This document covers specifically 512-Mbit, 1-Gbit, 2-Gbit product information. Benefits include more density in less space, high-speed interface NOR device on TSOP package, and support for code and data storage. Features include high-performance synchronous-burst read mode, dramatical improvement in buffer program time through larger buffer size, fast asynchronous access times, low power, flexible security options, and two industry-standard package choices.

P33-65nm is manufactured using Numonyx[®] 65nm process technology.

1.2 Overview

The P33-65nm device provides high performance on a 16-bit data bus. Individually erasable memory blocks are sized for optimum code and data storage. Upon initial power-up or return from reset, the device defaults to asynchronous page-mode read. Configuring the RCR(Read Configuration Register) enables synchronous burst-mode reads. In synchronous burst mode, output data is synchronized with a user-supplied clock signal. A WAIT signal provides an easy CPU-to-flash memory synchronization.

In addition to the enhanced architecture and interface, the device incorporates technology that enables fast buffer program and erase operations. The device features a 512-word buffer to enable optimum programming performance, which can improve system programming throughput time significantly to 1.46MByte/s.

Designed for low-voltage systems, P33-65nm device supports read operations with VCC at 3.0V, and erase and program operations with VPP at 3.0V or 9.0V. Buffered Enhanced Factory Programming provides the fastest flash array programming performance with VPP at 9.0V, which increases factory throughput. With VPP at 3.0V, VCC and VPP can be tied together for a simple, ultra low power design. In addition to voltage flexibility, a dedicated VPP connection provides complete data protection when VPP \leq V_{PPLK}.

The Command User Interface is the interface between the system processor and all internal operations of the device. An internal Write State Machine automatically executes the algorithms and timings necessary for block erase and program. A Status Register indicates erase or program completion and any errors that may have occurred.

A device command sequence invokes program and erase automation. Each erase operation erases one block. The Erase Suspend feature allows system software to pause an erase cycle to read or program data in another block. Program Suspend allows system software to pause programming to read other locations.

The P33-65nm OTP Register allows unique flash device identification that can be used to increase system security. The individual Block Lock feature provides zero-latency block locking and unlocking. The P33-65nm device adds enhanced protection via Password Access; this new feature allows write and/or read access protection of user-defined blocks. In addition, the P33-65nm device also has backward compatible One-Time Programmable (OTP) permanent block locking security feature.

1.3 Virtual Chip Enable Description (2-Gbit)

The P33-65nm device employs a Virtual Chip Enable to combine two 1-Gbit dies with a common chip enable, CE#, for Easy BGA, Address A27 is then used to select between the die pair with CE# asserted. When chip enable is asserted and A27 is low (V_{IL}), the lower die is selected; when chip enable is asserted and A27 is high (V_{IH}), the upper die is selected.

Table 1: Flash Die Virtual Chip Enable Truth Table for 2-Gbit (1-Gbit/1-Gbit) Devices

Die Selected	CE#	A27
Lower Die	L	L
Upper Die	L	Н

1.4 Memory Map




Figure 1: P33-65nm Memory Map (512-Mbit and 1-Gbit Densities)

Datasheet 7




Figure 2: P33-65nm Memory Map (2-Gbit)

Datasheet 8

2.0 Package Information

2.1 56-Lead TSOP Package (512-Mbit, 1-Gbit)






Table 2: TSOP Package Dimensions (Sheet 1 of 2)

Product Information	Symbol		Millimeters		Inches		
	Symbol	Min	Nom	Мах	Min	Nom	Max
Package Height	А	-	-	1.200	-	-	0.047
Standoff	A ₁	0.050	-	-	0.002	-	-
Package Body Thickness	A ₂	0.965	0.995	1.025	0.038	0.039	0.040
Lead Width	b	0.100	0.150	0.200	0.004	0.006	0.008
Lead Thickness	С	0.100	0.150	0.200	0.004	0.006	0.008
Package Body Length	D ₁	18.200	18.400	18.600	0.717	0.724	0.732
Package Body Width	E	13.800	14.000	14.200	0.543	0.551	0.559
Lead Pitch	е	-	0.500	-	-	0.0197	-
Terminal Dimension	D	19.800	20.00	20.200	0.780	0.787	0.795
Lead Tip Length	L	0.500	0.600	0.700	0.020	0.024	0.028

Product Information	Symbol		Millimeters		Inches		
Froduct miormation	Symbol	Min	Nom	Max	Min	Nom	Max
Lead Count	Ν	-	56	-	-	56	-
Lead Tip Angle	θ	0°	3°	5°	0°	3°	5°
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.004
Lead to Package Offset	Z	0.150	0.250	0.350	0.006	0.010	0.014

Table 2: TSOP Package Dimensions (Sheet 2 of 2)

Notes:

1.

One dimple on package denotes Pin 1. If two dimples, then the larger dimple denotes Pin 1. Pin 1 will always be in the upper left corner of the package, in reference to the product mark. 2. 3.

2.2 64-Ball Easy BGA Package (512-Mbit, 1-Gbit, 2-Gbit)




Figure 4: Easy BGA Mechanical Specifications (8x10x1.2 mm)

Table 3:	Easy BGA Package Dimensions for 8x10x1.2 mm (Sheet 1 of 2)
----------	------------------------------------------------------------

Product Information	Symbol	Millimeters			Inches		
	Symbol	Min	Nom	Мах	Min	Nom	Мах
Package Height	А	-	-	1.200	-	-	0.0472
Ball Height	A1	0.250	-	-	0.0098	-	-
Package Body Thickness	A2	-	0.780	-	-	0.0307	-
Ball (Lead) Width	b	0.330	0.430	0.530	0.0130	0.0169	0.0209
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976

Product Information	Symbol		Millimeters	5	Inches		
	Symbol	Min	Nom	Max	Min	Nom	Max
Package Body Length	E	7.900	8.000	8.100	0.3110	0.3149	0.3189
Pitch	е	-	1.000	-	-	0.0394	-
Ball (Lead) Count	N	-	64	-	-	64	-
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.0039
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630
Corner to Ball A1 Distance Along E	S2	0.400	0.500	0.600	0.0157	0.0197	0.0236

Table 3: Easy BGA Package Dimensions for 8x10x1.2 mm (Sheet 2 of 2)

Note: One dimple on package denotes Pin 1, which will always be in the upper left corner of the package, in reference to the product mark.

Pinouts and Ballouts 3.0

A16 1 56 WA A15 2 55 A17 A14 3 54 Dog A13 4 53 Dog A12 5 52 Dog A11 6 51 Dog A10 7 50 Dog A22 10 47 Dog A21 11 Numonyx TM 46 VSS 12 Axcell TM P30 Flash Memory 44 WE# 14 S6-Lead TSOP Pinout 42 Dog A20 16 14 mm x 20 mm 41 Dog A18 18 Top View 39 Dog A3 24 33 VOC 37 Dog A4 23 34 Dog A4 Dog	, 15 7 14 5 15 14 7 13 10 2 2 9 1 3 0 2 4 3 0 2 4 3 0 2 4 3 0 2 4 3 0 2 4 3 0 2 4 3 0 2 4 3 0 2 4 3 0 2 4 3 5 13 14 5 15 14 5 15 14 5 15 14 5 15 14 5 15 15 15 15 15 15 15 15 15 15 15 15 1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Figure 5: 56-Lead TSOP Pinout (512-Mbit and 1-Gbit Densities)

Notes:

Γ

1. 2. 3.

A1 is the least significant address bit. ADV# must be tied to Vss or driven to low throughout the asynchronous read mode. A25 is valid for 512-Mbit densities and above; otherwise, it is a no connect (NC). A26 is valid for 1-Gbit density and above; otherwise, it is a no connect (NC). One dimple on package denotes Pin 1 which will always be in the upper left corner of the package, in reference to the product mark. 4. 5.




Figure 6: 64-Ball Easy BGA Ballout (512-Mbit, 1-Gbit, 2-Gbit)

Notes:

One dimple on package denotes A1 Pin which will always be in the upper left corner of the package, in reference to the 1. A1 is the least significant address bit. A25 is valid for 512-Mbit densities and above; otherwise, it is a no connect.

2. 3.

4. A26 is valid for 1-Gbit densities and above; otherwise, it is a no connect.

5. A27 is valid for 2-Gbit densities; otherwise, it is a no connect.

4.0 Signals

Symbol	Туре	Name and Function
A[MAX:1]	Input	ADDRESS INPUTS: Device address inputs. 512-Mbit: A[25:1], 1-Gbit: A[26:1], 2-Gbit: A[27:1]. <i>Note:</i> The virtual selection of the upper 1-Gbit die in the dual-die 2-Gbit configuration is accomplished by setting A27 high (V_{IH}).
DQ[15:0]	Input/ Output	DATA INPUT/OUTPUTS: Inputs data and commands during write cycles: outputs data during reads of memory, Status Register, OTP Register, and Read Configuration Register. Data balls/pins float when the CE# or OE# are deasserted. Data is internally latched during writes.
ADV#	Input	ADDRESS VALID: Active low input. Easy BGA: During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, ADV# can be either driven high to latch the address or held low throught the read cycle. TSOP: ADV# must be tied to VSS or held low throughout the read cycle. WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.
CE#	Input	CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state. WARNING: Chip Enable must be high when device is not in use.
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.
OE#	Input	OUTPUT ENABLE: Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.
RST#	Input	RESET: Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.
WAIT	Output	 WAIT: Indicates data valid in synchronous array or non-array burst reads. RCR.10, (WT) determines its polarity when asserted. WAIT's active output is V_{OL} or V_{OH} when CE# and OE# are V_{IL}. WAIT is high-Z if CE# or OE# is V_{IH}. In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted. In asynchronous page mode, and all write modes, WAIT is deasserted.
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock- down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.
VPP	Power/ Input	ERASE AND PROGRAM POWER: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when VPP \leq V _{PPLK} . Block erase and program at invalid VPP voltages should not be attempted. Set VPP = V _{PPL} for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the V _{IH} level of VPP can be as low as V _{PPL} min. VPP must remain above V _{PPL} min to perform in-system flash modification. VPP may be 0 V during read operations. V _{PPH} can be applied to array blocks for 1000 cycles maximum. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.
VCC	Power	DEVICE CORE POWER SUPPLY: Core (logic) source voltage. Writes to the flash array are inhibited when VCC \leq V _{LKO} . Operations at invalid VCC voltages should not be attempted.
VCCQ	Power	OUTPUT POWER SUPPLY: Output-driver source voltage.
VSS	Power	GROUND: Connect to system ground. Do not float any VSS connection.


TSOP and Easy BGA Signal Descriptions (Sheet 1 of 2) Table 4:

Symbol	Туре	Name and Function
RFU	_	RESERVED FOR FUTURE USE: Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Don't Use (DU) signal.
DU	_	DON'T USE: Do not connect to any other signal, or power supply; must be left floating.
NC	_	NO CONNECT: No internal connection; can be driven or floated.

Table 4:	TSOP and Fasy	BGA Signal Descriptions	(Sheet 2 of 2)
Table 4.	I SUP and Easy	BOR Signal Descriptions	(Sheet Z Of Z)

4.1 Dual-Die Configurations





Note:

 $A_{max} = V_{IH}$ selects the Upper Die; $A_{max} = V_{IL}$ selects the Lower Die.

5.0 Bus Operations

CE# low and RST# high enable device read operations. The device internally decodes upper address inputs to determine the accessed block. ADV# low opens the internal address latches. OE# low activates the outputs and gates selected data onto the I/O bus.

Bus cycles to/from the P33-65nm device conform to standard microprocessor bus operations. Table 5, "Bus Operations Summary" summarizes the bus operations and the logic levels that must be applied to the device control signal inputs.

Bus Operation		RST#	CLK	ADV#	CE#	OE#	WE#	WAIT	DQ[15:0]	Notes
Read	Asynchronous V _{IH} X L L L H		Deasserted	Output						
Read	Synchronous	V _{IH}	Running	L	L	L	Н	Driven	Output	
Write	•	V _{IH}	Х	L	L	Н	L	High-Z	Input	1
Output Disable		V _{IH}	Х	Х	L	Н	Н	High-Z	High-Z	2
Standb	ру	V _{IH}	Х	Х	Н	Х	Х	High-Z	High-Z	2
Reset		VIL	Х	Х	Х	Х	Х	High-Z	High-Z	2,3

Table 5: Bus Operations Summary

Notes:

 Refer to the Table 7, "Command Bus Cycles" on page 21 for valid DQ[15:0] during a write operation.

2. X = Don't Care (H or L).

3. RST# must be at $V_{SS} \pm 0.2V$ to meet the maximum specified power-down current.

5.1 Read - Asynchronous Single Word Mode

To perform an asynchronous single word read, an address is driven onto the address bus, and CE# is asserted. ADV# must be held low throughout the read cycle for TSOP package. ADV# can either be driven high to latch the address or be held low throughout the read cycle for Easy BGA package. WE# and RST# must already have been deasserted. WAIT is set to a deasserted state during single word mode as determined by RCR.10. CLK is not used for asynchronous single word reads, and is ignored. After OE# is asserted, the data is driven onto DQ[15:0] after an initial access time t_{AVOV} or t_{GLOV} delay. (See Table 25, "AC Read Specifications -" on page 51).

Note: If only asynchronous reads are to be performed, CLK should be tied to a valid V_{IH} level, WAIT signal can be floated and ADV# must be tied to ground.

Refer to the following waveforms for more detailed information. Figure 18, "Asynchronous Single-Word Read (ADV# Low)" on page 52, and Figure 19, "Asynchronous Single-Word Read for Easy BGA (ADV# Latch)" on page 53.

5.2 Read - Asynchronous Page Mode (Easy BGA)

To perform an asynchronous page read, an address is driven onto the address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. WAIT is set to a deasserted state during asynchronous page mode and single word mode as determined by RCR.10. ADV# can be driven high to latch the address, or it must be held low throughout the read cycle. CLK is not used for asynchronous page-mode reads, and is ignored. After OE# is asserted, the data is driven onto DQ[15:0] after an initial access time t_{AVQV} or t_{GLQV} delay. (See Table 25, "AC Read Specifications -" on page 51).

In asynchronous page mode, sixteen data words are "sensed" simultaneously from the flash memory array and loaded into an internal page buffer. The buffer word corresponding to the initial address on the address bus is driven onto DQ[15:0] after the initial access delay. The lowest four address bits determine which word of the 16-word page is output from the data buffer at any given time.

Refer to Figure 20, "Asynchronous Page-Mode Read Timing for Easy BGA" on page 53 for more detailed information.

Note: If only asynchronous reads are to be performed, CLK should be tied to a valid V_{IH} level, WAIT signal can be floated and ADV# must be tied to ground.

5.3 Read - Synchronous Mode (Easy BGA)

To perform a synchronous burst read on array or non-array, an initial address is driven onto the address bus, and CE# is asserted. WE# and RST# must already have been deasserted. ADV# is asserted, and then deasserted to latch the address. Alternately, ADV# can remain asserted throughout the burst access, in which case the address is latched on the next valid CLK edge while ADV# is asserted. Once OE# is asserted, the the first word is driven onto DQ[15:0] on the next valid CLK edge after initial access latency delay (see Section 11.2.2, "Latency Count (RCR[14:11])" on page 36). Subsequent data is output on valid CLK edges following a minimum delay t_{CHQV} (see Table 25, "AC Read Specifications -" on page 51).

However, for a synchronous non-array read, the same word of data will be output on successive clock edges until the burst length requirements are satisfied.

The WAIT signal indicates data valid when the device is operating in synchronous mode (RCR.15=0). The WAIT signal is only "deasserted" when data is valid on the bus. When the device is operating in synchronous non-array read mode, such as read status, read ID, or read query, the WAIT signal is also "deasserted" when data is valid on the bus.

WAIT behavior during synchronous non-array reads at the end of word line works correctly only on the first data access.

Refer to the following waveforms for more detailed information: Figure 21, "Synchronous Single-Word Array or Non-array Read Timing for Easy BGA" on page 54, and Figure 22, "Continuous Burst Read, showing an Output Delay Timing for Easy BGA" on page 54, and Figure 23, "Synchronous Burst-Mode Four-Word Read Timing for Easy BGA" on page 55.

5.4 Write

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted. During a write operation, address and data are latched on the rising edge of WE# or CE#, whichever occurs first. Table 7, "Command Bus Cycles" on page 21 shows the bus cycle sequence for each of the supported device commands, while Table 6, "Command Codes and Definitions" on page 19 describes each command. See Table 26, "AC Write Specifications" on page 55 for signal-timing details.

When the device is operating in write operations, WAIT is set to a deasserted state as determined by RCR.10.

Note: Write operations with invalid VCC and/or VPP voltages can produce spurious results and should not be attempted.

5.5 Output Disable

When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a high-impedance (High-Z) state, WAIT is also placed in High-Z.

5.6 Standby

When CE# is deasserted the device is deselected and placed in standby, substantially reducing power consumption. In standby, the data outputs are placed in High-Z, independent of the level placed on OE#. Standby current, I_{CCS} , is the average current measured over any 5 ms time interval, 5 μ s after CE# is deasserted.

When the device is deselected (while CE# is deasserted) during a program or erase operation, it continues to consume active power until the program or erase operation is completed.

5.7 Reset

As with any automated device, it is important to assert RST# when the system is reset. When the system comes out of reset, the system processor attempts to read from the flash memory if it is the system boot device. If a CPU reset occurs with no flash memory reset, improper CPU initialization may occur because the flash memory may be providing status information rather than array data. Flash memory devices from Numonyx allow proper CPU initialization following a system reset through the use of the RST# input.

After initial power-up or reset, the device defaults to asynchronous Read Array mode, and the Status Register is set to 0x80.

When RST# is driven low (RST# asserted), the flash device enters reset mode. Then all internal circuits are de-energized, and the output drivers are placed in High-Z. If RST# is asserted during a program or erase operation, the operation is terminated and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid. A device reset also clears the Status Register. See Table 18, "Power and Reset" on page 44 for RST# timing detail.

When RST# is driven high (RST# deasserted), a minimum wait is required before the flash device is able to perform normal operations. Please consider t_{PHQV} (R5) and t_{PHWL} (W1) during system design. see Table 25, "AC Read Specifications -" on page 51. and Section 26, "AC Write Specifications" on page 55. After this wake-up interval passes, normal operation is ready for execution.



6.0 Command Set

6.1 Device Command Codes

The flash Command User Interface (CUI) provides control of all read, write, and erase operations. The on-chip WSM manages all block-erase and word-program algorithms.

Device commands are written to the CUI to control all flash memory device operations. The CUI does not occupy an addressable memory location; it is the mechanism through which the flash device is controlled. Table 6 shows valid device command codes and descriptions.

Mode	Code	Device Mode	Description
	0xFF	Read Array	Places the device in Read Array mode. Array data is output on DQ[15:0].
			Places the device in Read Status Register mode. The device enters this mode after a program or erase command is issued. SR data is output on DQ[7:0].
Read	0x90	Read Device ID or Read Configuration Register(RCR)	Places device in Read Device Identifier mode. Subsequent reads output manufacturer/device codes, Read Configuration Register data, Block Lock status, or OTP Register data on DQ[15:0].
	0x98	Read CFI	Places the device in Read Query mode. Subsequent reads output Common Flash Interface information on DQ[7:0].
	0x50	Clear Status Register	The WSM can only set SR error bits. The Clear Status Register command is used to clear the SR error bits.
	0x40 Word Program Setup		First cycle of a 2-cycle programming command: prepares the CUI for a write operation. On the next write cycle, the address and data are latched and the WSM executes the programming algorithm at the addressed location. During program operations, the device responds only to Read Status Register and Program Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the SR Data for synchronous Non-array reads. The Read Array command must be issued to read array data after programming has finished.
Write	OxE8	Buffered Program	This command loads a variable number of words up to the buffer size of 512 words onto the program buffer.
	0xD0	Buffered Program Confirm	The confirm command is issued after the data streaming for writing into the buffer is done. This instructs the WSM to perform the Buffered Program algorithm, writing the data from the buffer to the flash memory array.
	0x80	BEFP Setup	First cycle of a 2-cycle command; initiates the BEFP mode. The CUI then waits for the BEFP Confirm command, 0xD0, that initiates the BEFP algorithm. All other commands are ignored when BEFP mode begins.
	0xD0	BEFP Confirm	If the previous command was BEFP Setup (0x80), the CUI latches the address and data, and prepares the device for BEFP mode.
	0x20	Block Erase Setup	First cycle of a 2-cycle command; prepares the CUI for a block-erase operation. The WSM performs the erase algorithm on the block addressed by the Erase Confirm command. If the next command <i>is not</i> the Erase Confirm (0xD0) command, the CUI sets Status Register bits SR[5,4], and places the device in Read Status Register mode.
Erase	0xD0	Block Erase Confirm	If the first command was Block Erase Setup (0x20), the CUI latches the address and data, and the WSM erases the addressed block. During block- erase operations, the device responds only to Read Status Register and Erase Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the SR Data for synchronous Non-array reads.

Table 6: Command Codes and Definitions (Sheet 1 of 2)

Mode	Code	Device Mode	Description	
0xB0 Program or I Suspend		Program or Erase Suspend	This command issued to any device address initiates a suspend of the currently-executing program or block erase operation. The Status Register indicates successful suspend operation by setting either SR.2 (program suspended) or SR.6 (erase suspended), along with SR.7 (ready). The WSM remains in the suspend mode regardless of control signal states (except for RST# asserted).	
	0xD0	Suspend Resume	This command issued to any device address resumes the suspended program or block-erase operation.	
	0x60	Block lock Setup	First cycle of a 2-cycle command; prepares the CUI for block lock configuration changes. If the next command is not Block Lock (0x01), Block Unlock (0xD0), or Block Lock-Down (0x2F), the CUI sets SR[5,4], indicating a command sequence error.	
	0x01	Block lock	If the previous command was Block Lock Setup (0x60), the addressed block is locked.	
Protection	Protection 0xD0 Block Unlock 0x2F Block Lock-Dov		If the previous command was Block Lock Setup (0x60), the addressed block is unlocked. If the addressed block is in a lock-down state, the operation has no effect.	
			If the previous command was Block Lock Setup (0x60), the addressed block is locked down.	
	0xC0	OTP Register or Lock Register program setup	First cycle of a 2-cycle command; prepares the device for a OTP Register or Lock Register program operation. The second cycle latches the register address and data, and starts the programming algorithm to program data the the OTP array.	
Configuration	0x60	Read Configuration Register Setup	First cycle of a 2-cycle command; prepares the CUI for device read configuration. If the Set Read Configuration Register command (0x03) is not the next command, the CUI sets Status Register bits SR[5,4], indicating a command sequence error.	
Comparation	0x03	Read Configuration Register	If the previous command was Read Configuration Register Setup (0x60), the CUI latches the address and writes A[16:1] to the Read Configuration Register. Following a Configure RCR command, subsequent read operations access array data.	
Plank Chack	0xBC	Block Blank Check	First cycle of a 2-cycle command; initiates the Blank Check operation on a array block.	
	Blank Check OxDO Block Blank Check Confirm		Second cycle of blank check command sequence; it latches the block address and executes blank check on the main array block.	
EFI	OxEB Extended Function Interface This command is used in extended function interface. first cycle of cycle command second cycle is a Sub-Op-Code, the data written cycle is one less than the word count; the allowable value on this through 511. The subsequent cycles load data words into the pro at a specified address until word count is achieved.			

Table 6:Command Codes and Definitions (Sheet 2 of 2)

6.2 Device Command Bus Cycles

Device operations are initiated by writing specific device commands to the CUI. See Table 7, "Command Bus Cycles" on page 21. Several commands are used to modify array data including Word Program and Block Erase commands. Writing either command to the CUI initiates a sequence of internally-timed functions that culminate in the completion of the requested task. However, the operation can be aborted by either asserting RST# or by issuing an appropriate suspend command.

		Bus	Fi	irst Bus Cy	cle	:	Second Bus Cy	vcle
Mode	Command	Cycles	Oper	Addr ⁽¹⁾	Data ⁽²⁾	Oper	Addr ⁽¹⁾	Data ⁽²⁾
	Read Array	1	Write	DnA	OxFF	-	-	-
	Read Device Identifier	≥ 2	Write	DnA	0x90	Read	DBA + IA	ID
Read	Read CFI	≥ 2	Write	DnA	0x98	Read	DBA + CFI-A	CFI-D
	Read Status Register	2	Write	DnA	0x70	Read	DnA	SRD
	Clear Status Register	1	Write	DnA	0x50	-	-	-
	Word Program	2	Write	WA	0x40	Write	WA	WD
<u> </u>	Buffered Program ⁽³⁾	> 2	Write	WA	0xE8	Write	WA	N - 1
Program	Buffered Enhanced Factory Program (BEFP) ⁽⁴⁾	> 2	Write	WA	0x80	Write	WA	0xD0
Erase	Block Erase	2	Write	BA	0x20	Write	BA	0xD0
Suspend	Program/Erase Suspend	1	Write	DnA	0xB0	-	-	-
Suspend	Program/Erase Resume	1	Write	DnA	0xD0	-	-	-
	Block Lock	2	Write	BA	0x60	Write	BA	0x01
	Block Unlock	2	Write	BA	0x60	Write	BA	0xD0
Protection	Block Lock-down	2	Write	BA	0x60	Write	BA	0x2F
	Program OTP Register	2	Write	OTP-RA	0xC0	Write	OTP-RA	OTP-Data
	Program Lock Register	2	Write	LRA	0xC0	Write	LRA	LRD
Configuration	Configure Read 2 Write RCD 0x60 Write		RCD	0x03				
Blank Check	Block Blank Check	2	Write	BA	0xBC	Write	BA	D0
EFI	Extended Function Interface command ⁽⁵⁾	>2	Write	WA	OxEB	Write	WA	Sub-Op code

Table 7: **Command Bus Cycles**

Notes:

1.

First command cycle address should be the same as the operation's target address.

DBA = Device Base Address.(Note: needed for dual-die 2-Gbit device.)

DnA = Address within the device.

IA = Identification code address offset.

CFI-A = Read CFI address offset.

WA = Word address of memory location to be written.

BA = Address within the block.

OTP-RA = OTP Register address.

LRA = Lock Register address. RCD = Read Configuration Register data on A[16:1].

ID = Identifier data. 2.

CFI-D = CFI data on DQ[15:0]. SRD = Status Register data. WD = Word data.

N = Word count of data to be loaded into the write buffer.

- OTP-D = OTP Register data.
- LRD = Lock Register data. The second cycle of the Buffered Program Command is the word count of the data to be loaded into the write buffer. This 3. is followed by up to 512 words of data. Then the confirm command (0xD0) is issued, triggering the array programming operation.
- The confirm command (0xD0) is followed by the buffer data. 4.
- The second cycle is a Sub-Op-Code, the data written on third cycle is N-1; $1 \le N \le 512$. The subsequent cycles load data 5. words into the program buffer at a specified address until word count is achieved, after the data words are loaded, the final cycle is the confirm cycle 0xD0)

7.0 Read Operation

The device can be in any of four read states: Read Array, Read Identifier, Read Status or Read Query. Upon power-up or after a reset, the device defaults to Read Array mode. To change the read state, the appropriate read command must be written to the device (see Section 6.2, "Device Command Bus Cycles" on page 20). The following sections describe read-mode operations in detail.

In order to enable synchronous burst reads, the RCR must be configured. Please see Section 11.2, "Read Configuration Register (RCR)(Easy BGA)" on page 35 for RCR detail. Please refer to Section 5.1, "Read - Asynchronous Single Word Mode" on page 16 and Section 5.3, "Read - Synchronous Mode (Easy BGA)" on page 17 for bus operation detail. See Section 25, "AC Read Specifications -" on page 51 for timing specification.

7.1 Read Array

Following a device power-up or reset, the device is set to Read Array mode. However, to perform array reads after any other device operation (e.g. write operation), the Read Array command must be issued in order to read from the flash memory array. Please refer to Section 5.1, "Read - Asynchronous Single Word Mode" on page 16 and Section 5.3, "Read - Synchronous Mode (Easy BGA)" on page 17 for bus operation detail. See Section 25, "AC Read Specifications -" on page 51 for timing specification.

7.2 Read Device Identifier

The Read Device Identifier command instructs the device to output manufacturer code, device identifier code, block-lock status, OTP Register data, or Read Configuration Register data (see Section 6.2, "Device Command Bus Cycles" on page 20 for details on issuing the Read Device Identifier command). Table 8, "Device Identifier Information" on page 22 and Table 9, "Device ID codes" on page 23 show the address offsets and data values for this device.

Item	Address ^(1,2)	Data(x16)
Manufacturer Code	0x00	0x89h
Device ID Code	0x01	ID (See Table 9)
Block Lock Configuration:		Lock Bit:
Block Is Unlocked		DQ0 = 0b0
Block Is Locked	$BBA^{(1)} + 0x02$	DQ0 = 0b1
Block Is not Locked-Down		DQ1 = 0b0
Block Is Locked-Down		DQ1 = Ob1
Read Configuration Register	0x05	RCR Contents
General Purpose Register ⁽³⁾	DBA ⁽²⁾ + 0x07	GPR data
Lock Register 0	0x80	PR-LK0
64-bit Factory-Programmed OTP Register	0x81–0x84	Numonyx Factory OTP Register data
64-bit User-Programmable OTP Register	0x85–0x88	User OTP Register data

Table 8: Device Identifier Information (Sheet 1 of 2)

Item	Address ^(1,2)	Data(x16)								
Lock Register 1	0x89	OTP Register lock data								
128-bit User-Programmable OTP registers	0x8A-0x109	User OTP Register data								

Table 8: Device Identifier Information (Sheet 2 of 2)

Notes:

1. BBA = Block Base Address.

2. DBA = Device base Address, Numonyx reserves other configuration address locations.

3. In P33-65nm, the GPR is used as read out register for Extended Function Interface command.

Table 9: Device ID codes

			Device Identifier Codes	
ID Code Type	Device Density	-T (Top Parameter)	-B (Bottom Parameter)	-E (Symmetrical Blocks)
Device Code	512-Mbit 8964		8965	899E
Device Code	1-Gbit	8966	8967	899F

Note: The 2-Gbit devices do not have a unique Device ID associated with them. Each die within the stack can be identified by the ID codes.

7.3 Read CFI

The Read CFI command instructs the device to output Common Flash Interface data when read. See Section A.1, "Common Flash Interface" on page 61 for detailed information.

7.4 Read Status Register

To read the Status Register, issue the Read Status Register command at any address. Status Register information is available to which the Read Status Register, Word Program, or Block Erase command was issued. SRD is automatically made available following a Word Program, Block Erase, or Block Lock command sequence. Reads from the device after any of these command sequences outputs the device's status until another valid command is written (e.g. the Read Array command).

The Status Register is read using single asynchronous-mode or synchronous burst mode reads. SRD is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status Register contents. However, when reading the Status Register in synchronous burst mode, CE# or ADV# must be toggled to update SRD.

The Device Write Status bit (SR.7) provides overall status of the device. SR[6:1] present status and error information about the program, erase, suspend, VPP, and block-locked operations.

See Table 12, "Status Register Description" on page 34 for the description of the Status Register.

7.5 Clear Status Register

The Clear Status Register command clears the Status Register. It functions independent of VPP. The WSM sets and clears SR.7, but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.

8.0 Program Operation

The device supports three programming methods: Word Programming (40h or 10h), Buffered Programming (E8h, D0h), and Buffered Enhanced Factory Programming (80h, D0h). The following sections describe device programming in detail.

Successful programming requires the addressed block to be unlocked. If the block is locked down, WP# must be deasserted and the block must be unlocked before attempting to program the block. Attempting to program a locked block causes a program error (SR[4,1] set) and termination of the operation. See Section 10.0, "Security" on page 31 for details on locking and unlocking blocks.

8.1 Word Programming

Word programming operations are initiated by writing the Word Program Setup command to the device. This is followed by a second write to the device with the address and data to be programmed. The device outputs Status Register data when read. See Figure 30, "Word Program Flowchart" on page 72. VPP must be above V_{PPLK}, and within the specified V_{PPL} min/max values.

During programming, the WSM executes a sequence of internally-timed events that program the desired data bits at the addressed location, and verifies that the bits are sufficiently programmed. Programming the flash memory array changes "ones" to "zeros". Memory array bits that are zeros can be changed to ones only by erasing the block.

The Status Register can be examined for programming progress and errors by reading at any address. The device remains in the Read Status Register state until another command is written to the device.

Status Register bit SR.7 indicates the programming status while the sequence executes. Commands that can be issued to the device during programming are Read Status Register, Read Device Identifier, Read CFI, and Read Array (this returns unknown data).

When programming has finished, Status Register bit SR.4 (when set) indicates a programming failure. If SR.3 is set, the WSM could not perform the word programming operation because VPP was outside of its acceptable limits. If SR.1 is set, the word programming operation attempted to program a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow, when word programming has completed.

8.2 Buffered Programming

The device features a 512-word buffer to enable optimum programming performance. For Buffered Programming, data is first written to an on-chip write buffer. Then the buffer data is programmed into the flash memory array in buffer-size increments. This can improve system programming performance significantly over non-buffered programming. (see Figure 32, "Buffer Program Flowchart" on page 74).

When the Buffered Programming Setup command is issued, Status Register information is updated and reflects the availability of the buffer. SR.7 indicates buffer availability: if set, the buffer is available; if cleared, the buffer is not available.

Note: The device defaults to output SR data after the Buffered Programming Setup Command (E8h) is issued. CE# or OE# must be toggled to update Status Register. Don't issue the

Datasheet 24 Read SR command (70h), which would be interpreted by the internal state machines as Buffer Word Count.

On the next write, a word count is written to the device at the buffer address. This tells the device how many data words will be written to the buffer, up to the maximum size of the buffer.

On the next write, a device start address is given along with the first data to be written to the flash memory array. Subsequent writes provide additional device addresses and data. All data addresses must lie within the start address plus the word count. Optimum programming performance and lower power usage are obtained by aligning the starting address at the beginning of a 512-word boundary (A[9:1] = 0x000). The maximum buffer size would be 256-word if the misaligned address range is crossing a 512-word boundary during programming.

After the last data is written to the buffer, the Buffered Programming Confirm command must be issued to the original block address. The WSM begins to program buffer contents to the flash memory array. If a command other than the Buffered Programming Confirm command is written to the device, a command sequence error occurs and SR[7,5,4] are set. If an error occurs while writing to the array, the device stops programming, and SR[7,4] are set, indicating a programming failure.

When Buffered Programming has completed, additional buffer writes can be initiated by issuing another Buffered Programming Setup command and repeating the buffered program sequence. Buffered programming may be performed with VPP = V_{PPL} or V_{PPH} (see Section 13.2, "Operating Conditions" on page 46 for limitations when operating the device with VPP = V_{PPH}).

If an attempt is made to program past an erase-block boundary using the Buffered Program command, the device aborts the operation. This generates a command sequence error, and SR[5,4] are set.

If Buffered programming is attempted while VPP is at or below V_{PPLK} , SR[4,3] are set. If any errors are detected that have set Status Register bits, the Status Register should be cleared using the Clear Status Register command.

8.3 Buffered Enhanced Factory Programming

Buffered Enhanced Factory Programing (BEFP) speeds up Multi-Level Cell (MLC) flash programming. The enhanced programming algorithm used in BEFP eliminates traditional programming elements that drive up overhead in device programmer systems.

BEFP consists of three phases: Setup, Program/Verify, and Exit (see Figure 33, "BEFP Flowchart" on page 75). It uses a write buffer to spread MLC program performance across 512 data words. Verification occurs in the same phase as programming to accurately program the flash memory cell to the correct bit state.

A single two-cycle command sequence programs the entire block of data. This enhancement eliminates three write cycles per buffer: two commands and the word count for each set of 512 data words. Host programmer bus cycles fill the device's write buffer followed by a status check. SR.0 indicates when data from the buffer has been programmed into sequential flash memory array locations.

Following the buffer-to-flash array programming sequence, the Write State Machine (WSM) increments internal addressing to automatically select the next 512-word array boundary. This aspect of BEFP saves host programming equipment the address-bus setup overhead.

With adequate continuity testing, programming equipment can rely on the WSM's internal verification to ensure that the device has programmed properly. This eliminates the external post-program verification and its associated overhead.

8.3.1 BEFP Requirements and Considerations

Table 10: BEFP Requirements

Parameter/Issue	Requirement	Notes
Case Temperature	$T_{\rm C} = 30^{\circ} \rm C \pm 10^{\circ} \rm C$	
V _{CC}	Nominal Vcc	
VPP	Driven to V _{PPH}	
Setup and Confirm	Target block must be unlocked before issuing the BEFP Setup and Confirm commands.	
Programming	The first-word address (WA0) of the block to be programmed must be held constant from the setup phase through all data streaming into the target block, until transition to the exit phase is desired.	
Buffer Alignment	WA0 must align with the start of an array buffer boundary.	1

Note: Word buffer boundaries in the array are determined by A[9:1] (0x000 through 0x1FF). The alignment start point is A[9:1] = 0x000.

Table 11: BEFP Considerations

Parameter/Issue	Requirement	Notes
Cycling	For optimum performance, cycling must be limited below 50 erase cycles per block.	1
Programming blocks	BEFP programs one block at a time; all buffer data must fall within a single block.	2
Suspend	BEFP cannot be suspended.	
Programming the flash memory array	Programming to the flash memory array can occur only when the buffer is full.	3

Notes:

1. Some degradation in performance may occur is this limit is exceeded, but the internal algorithm continues to work properly.

2. If the internal address counter increments beyond the block's maximum address, addressing wraps around to the beginning of the block.

3. If the number of words is less than 512, remaining locations must be filled with 0xFFFF.

8.3.2 BEFP Setup Phase

After receiving the BEFP Setup and Confirm command sequence, Status Register bit SR.7 (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup. A delay before checking SR.7 is required to allow the WSM enough time to perform all of its setups and checks (Block-Lock status, VPP level, etc.). If an error is detected, SR.4 is set and BEFP operation terminates. If the block was found to be locked, SR.1 is also set. SR.3 is set if the error occurred due to an incorrect VPP level.

Note: Reading from the device after the BEFP Setup and Confirm command sequence outputs Status Register data. Do not issue the Read Status Register command; it will be interpreted as data to be loaded into the buffer.

8.3.3 BEFP Program/Verify Phase

After the BEFP Setup Phase has completed, the host programming system must check SR[7,0] to determine the availability of the write buffer for data streaming. SR.7 cleared indicates the device is busy and the BEFP program/verify phase is activated. SR.0 indicates the write buffer is available.

Two basic sequences repeat in this phase: loading of the write buffer, followed by buffer data programming to the array. For BEFP, the count value for buffer loading is always the maximum buffer size of 512 words. During the buffer-loading sequence, data is stored to sequential buffer locations starting at address 0x00. Programming of the buffer contents to the flash memory array starts as soon as the buffer is full. If the number of words is less than 512, the remaining buffer locations must be filled with 0xFFF.

Caution: The buffer must be completely filled for programming to occur. Supplying an address outside of the current block's range during a buffer-fill sequence causes the algorithm to exit immediately. Any data previously loaded into the buffer during the fill cycle is not programmed into the array.

The starting address for data entry must be buffer size aligned, if not the BEFP algorithm will be aborted and the program fails and (SR.4) flag will be set.

Data words from the write buffer are directed to sequential memory locations in the flash memory array; programming continues from where the previous buffer sequence ended. The host programming system must poll SR.0 to determine when the buffer program sequence completes. SR.0 cleared indicates that all buffer data has been transferred to the flash array; SR.0 set indicates that the buffer is not available yet for the next fill cycle. The host system may check full status for errors at any time, but it is only necessary on a block basis after BEFP exit. After the buffer fill cycle, no write cycles should be issued to the device until SR.0 = 0 and the device is ready for the next buffer fill.

Note: Any spurious writes are ignored after a buffer fill operation and when internal program is proceeding.

The host programming system continues the BEFP algorithm by providing the next group of data words to be written to the buffer. Alternatively, it can terminate this phase by changing the block address to one outside of the current block's range.

The Program/Verify phase concludes when the programmer writes to a different block address; data supplied must be 0xFFFF. Upon Program/Verify phase completion, the device enters the BEFP Exit phase.

8.3.4 BEFP Exit Phase

When SR.7 is set, the device has returned to normal operating conditions. A full status check should be performed at this time to ensure the entire block programmed successfully. When exiting the BEFP algorithm with a block address change, the read mode will not change. After BEFP exit, any valid command can be issued to the device.

8.4 Program Suspend

Issuing the Program Suspend command while programming suspends the programming operation. This allows data to be accessed from the device other than the one being programmed. The Program Suspend command can be issued to any device address. A program operation can be suspended to perform reads only. Additionally, a

program operation that is running during an erase suspend can be suspended to perform a read operation (see Figure 31, "Program Suspend/Resume Flowchart" on page 73).

When a programming operation is executing, issuing the Program Suspend command requests the WSM to suspend the programming algorithm at predetermined points. The device continues to output Status Register data after the Program Suspend command is issued. Programming is suspended when Status Register bits SR[7,2] are set. Suspend latency is specified in Section 15.5, "Program and Erase Characteristics" on page 59.

To read data from the device, the Read Array command must be issued. Read Array, Read Status Register, Read Device Identifier, Read CFI, and Program Resume are valid commands during a program suspend.

During a program suspend, deasserting CE# places the device in standby, reducing active current. VPP must remain at its programming level, and WP# must remain unchanged while in program suspend. If RST# is asserted, the device is reset.


8.5 Program Resume

The Resume command instructs the device to continue programming, and automatically clears Status Register bits SR[7,2]. This command can be written to any address. If error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted (see Figure 31, "Program Suspend/Resume Flowchart" on page 73).

8.6 Program Protection

When VPP = V_{IL} , absolute hardware write protection is provided for all device blocks. If VPP is at or below V_{PPLK} , programming operations halt and SR.3 is set indicating a VPP-level error. Block lock registers are not affected by the voltage level on VPP; they may still be programmed and read, even if VPP is less than V_{PPLK} .





9.0 Erase Operation

Flash erasing is performed on a block basis. An entire block is erased each time an erase command sequence is issued, and only one block is erased at a time. When a block is erased, all bits within that block read as logical ones. The following sections describe block erase operations in detail.

9.1 Block Erase

Block erase operations are initiated by writing the Block Erase Setup command to the address of the block to be erased (see Section 6.2, "Device Command Bus Cycles" on page 20). Next, the Block Erase Confirm command is written to the address of the block to be erased. If the device is placed in standby (CE# deasserted) during an erase operation, the device completes the erase operation before entering standby. VPP must be above V_{PPLK} and the block must be unlocked (see Figure 34, "Block Erase Flowchart" on page 76).

During a block erase, the WSM executes a sequence of internally-timed events that conditions, erases, and verifies all bits within the block. Erasing the flash memory array changes "zeros" to "ones". Memory array block that are ones can be changed to zeros only by programming the block.

The Status Register can be examined for block erase progress and errors by reading any address. The device remains in the Read Status Register state until another command is written. SR.0 indicates whether the addressed block is erasing. Status Register bit SR.7 is set upon erase completion.

Status Register bit SR.7 indicates block erase status while the sequence executes. When the erase operation has finished, Status Register bit SR.5 indicates an erase failure if set. SR.3 set would indicate that the WSM could not perform the erase operation because VPP was outside of its acceptable limits. SR.1 set indicates that the erase operation attempted to erase a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow once the block erase operation has completed.

9.2 Blank Check

The Blank Check operation determines whether a specified main block is blank (i.e. completely erased). Without Blank Check, Block Erase would be the only other way to ensure a block is completely erased. Blank Check is especially useful in the case of erase operation interrupted by power loss event.

Blank check can apply to only one block at a time, and no operations other than Status Register Reads are allowed during Blank Check (e.g. reading array data, program, erase etc). Suspend and resume operations are not supported during Blank Check, nor is Blank Check supported during any suspended operations.

Blank Check operations are initiated by writing the Blank Check Setup command to the block address. Next, the Check Confirm command is issued along with the same block address. When a successful command sequence is entered, the device automatically enters the Read Status State. The WSM then reads the entire specified block, and determines whether any bit in the block is programmed or over-erased.

The Status Register can be examined for Blank Check progress and errors by reading any address within the block being accessed. During a blank check operation, the Status Register indicates a busy status (SR.7 = 0). Upon completion, the Status

Register indicates a ready status (SR.7 = 1). The Status Register should be checked for any errors, and then cleared. If the Blank Check operation fails, which means the block is not completely erased, the Status Register bit SR.5 will be set ("1"). CE# or OE# toggle (during polling) updates the Status Register.

After examining the Status Register, it should be cleared by the Clear Status Register command before issuing a new command. The device remains in Status Register Mode until another command is written to the device. Any command can follow once the Blank Check command is complete.

9.3 Erase Suspend

Issuing the Erase Suspend command while erasing suspends the block erase operation. This allows data to be accessed from memory locations other than the one being erased. The Erase Suspend command can be issued to any device address. A block erase operation can be suspended to perform a word or buffer program operation, or a read operation within any block except the block that is erase suspended (see Figure 36, "Erase Suspend/Resume Flowchart" on page 78).

When a block erase operation is executing, issuing the Erase Suspend command requests the WSM to suspend the erase algorithm at predetermined points. The device continues to output Status Register data after the Erase Suspend command is issued. Block erase is suspended when Status Register bits SR[7,6] are set. Suspend latency is specified in Section 15.5, "Program and Erase Characteristics" on page 59.

To read data from the device (other than an erase-suspended block), the Read Array command must be issued. During Erase Suspend, a Program command can be issued to any block other than the erase-suspended block. Block erase cannot resume until program operations initiated during erase suspend complete. Read Array, Read Status Register, Read Device Identifier, Read CFI, and Erase Resume are valid commands during Erase Suspend. Additionally, Clear Status Register, Program, Program Suspend, Block Lock, Block Unlock, and Block Lock-Down are valid commands during Erase Suspend.

During an erase suspend, deasserting CE# places the device in standby, reducing active current. VPP must remain at a valid level, and WP# must remain unchanged while in erase suspend. If RST# is asserted, the device is reset.

9.4 Erase Resume

The Erase Resume command instructs the device to continue erasing, and automatically clears SR[7,6]. This command can be written to any address. If Status Register error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted.

9.5 Erase Protection

When VPP = V_{IL} , absolute hardware erase protection is provided for all device blocks. If VPP is at or below V_{PPLK} , erase operations halt and SR.3 is set indicating a VPP-level error.

10.0 Security

The device features security modes used to protect the information stored in the flash memory array. The following sections describe each security mode in detail.

10.1 Block Locking

Individual instant block locking is used to protect user code and/or data within the flash memory array. All blocks power up in a locked state to protect array data from being altered during power transitions. Any block can be locked or unlocked with no latency. Locked blocks cannot be programmed or erased; they can only be read.

Software-controlled security is implemented using the Block Lock and Block Unlock commands. Hardware-controlled security can be implemented using the Block Lock-Down command along with asserting WP#. Also, VPP data security can be used to inhibit program and erase operations (see Section 8.6, "Program Protection" on page 28 and Section 9.5, "Erase Protection" on page 30).

10.1.1 Lock Block

To lock a block, issue the Block Lock Setup command. The next command must be the Block Lock command issued to the desired block's address (see Section 6.2, "Device Command Bus Cycles" on page 20 and Figure 35, "Block Lock Operations Flowchart" on page 77). If the Configure Read Configuration Register command is issued after the Block Lock Setup command, the device configures the RCR instead.

Block lock and unlock operations are not affected by the voltage level on VPP. The block lock bits may be modified and/or read even if VPP is at or below V_{PPLK} .

10.1.2 Unlock Block

The Block Unlock command is used to unlock blocks (see Section 6.2, "Device Command Bus Cycles" on page 20). Unlocked blocks can be read, programmed, and erased. Unlocked blocks return to a locked state when the device is reset or powered down. If a block is in a lock-down state, WP# must be deasserted before it can be unlocked (see Figure 9, "Block Locking State Diagram" on page 32).


10.1.3 Lock-Down Block

A locked or unlocked block can be locked-down by writing the Block Lock-Down command sequence (see Section 6.2, "Device Command Bus Cycles" on page 20). Blocks in a lock-down state cannot be programmed or erased; they can only be read. However, unlike locked blocks, their locked state cannot be changed by software commands alone. A locked-down block can only be unlocked by issuing the Block Unlock command with WP# deasserted. To return an unlocked block to locked-down state, a Block Lock-Down command must be issued prior to changing WP# to V_{IL}. Locked-down blocks revert to the locked state upon reset or power up the device (see Figure 9, "Block Locking State Diagram" on page 32).

10.1.4 Block Lock Status

The Read Device Identifier command is used to determine a block's lock status (see Section 7.2, "Read Device Identifier" on page 22). Data bits DQ[1:0] display the addressed block's lock status; DQ0 is the addressed block's lock bit, while DQ1 is the addressed block's lock-down bit.





Note: LK: Lock Setup Command, 60h; LK/D0h: Unlock Command; LK/01h: Lock Command; LK/2Fh: Lock-Down Command.

10.1.5 Block Locking During Suspend

Block lock and unlock changes can be performed during an erase suspend. To change block locking during an erase operation, first issue the Erase Suspend command. Monitor the Status Register until SR[7,6] are set, indicating the device is suspended and ready to accept another command.

Next, write the desired lock command sequence to a block, which changes the lock state of that block. After completing block lock or unlock operations, resume the erase operation using the Erase Resume command.

Note: A Lock Block Setup command followed by any command other than Lock Block, Unlock Block, or Lock-Down Block produces a command sequence error and set Status Register bits SR[4,5]. If a command sequence error occurs during an erase suspend, SR[4,5] remains set, even after the erase operation is resumed. Unless the Status Register is cleared using the Clear Status Register command before resuming the erase operation, possible erase errors may be masked by the command sequence error.

If a block is locked or locked-down during an erase suspend of the *same* block, the lock status bits change immediately. However, the erase operation completes when it is resumed. Block lock operations cannot occur during a program suspend. See Appendix A, "Write State Machine" on page 81, which shows valid commands during an erase suspend.

10.2 Selectable OTP Blocks

P33-65nm provides the backward compatible One Time Programming permanent block lock security feature. Blocks from the main array can be optionally configured as OTP. Ask your local Numonyx Sales representative for details about these selectable OTP implementations.

10.3 Password Access

Password Access is a security enhancement offered on P33-65nm device. This feature protects information stored in array blocks by preventing content alteration or reads until a valid 64-bit password is received. Password Access may be combined with Flexible block blocking to create a multi-tiered solution.

Please contact your Numonyx Sales for further details concerning Password Access.

11.0 Register

When non-array reads are performed in asynchronous page mode only the first data is valid and all subsequent data are undefined. When a non-array read operation occurs as synchronous burst mode, the same word of data requested will be output on successive clock edges until the burst length requirements are satisfied.

11.1 Status Register (SR)

The Status Register provides the ready/busy information of the device, as well as the error information about the program, erase, VPP and block-locked operations.

Please refer to Section 7.4, "Read Status Register" on page 23.

Please refer to Section 7.5, "Clear Status Register" on page 23.

Table 12: Status Register Description

Status Registe	er (SR)						Default	Value = 0x80	
Device Write Status	Erase Suspend Status	Erase Status	Program Status		VPP Status	Program Suspend Status	Block-Locked Status	BEFP Write Status	
DWS	ESS	ES	F	S	VPPS	PSS	BLS	BWS	
7	6	5		4	3	2	1	0	
Bit	Na	me				Description			
7	Device Write St	atus (DWS)			usy; program or eady; SR[6:1] ar		rogress; SR.0 va	lid.	
6	Erase Suspend		•	spend not in effect. spend in effect.					
5	Erase Status (ES)		SR.5	SR.4	Description				
4	Program Status (PS)	Command Sequence Error	0 0 1 1	0 1 0 1	Program or Erase operation successful. Program error - operation aborted. Erase error - operation aborted. Command sequence error - command aborted.				
3	VPP Status (VPI	PS)	0 = VPP within acceptable limits during program or erase operation. 1 = VPP \leq V _{PPLK} during program or erase operation.						
2	Program Suspe (PSS)	nd Status	0 = Program suspend not in effect. 1 = Program suspend in effect.						
1	Block-Locked S	 0 = Block not locked during program or erase. 1 = Block locked during program or erase; operation aborted. 							
0	BEFP Write Stat	After Buffered Enhanced Factory Programming (BEFP) data is loaded into the buffer: 0 = BEFP complete. 1 = BEFP in-progress.					aded into the		

Notes:

 Always clear the Status Register prior to resuming erase operations. It avoids Status Register ambiguity when issuing commands during Erase Suspend. If a command sequence error occurs during an erase-suspend state, the Status Register contains the command sequence error status (SR[7,5,4] set). When the erase operation resumes and finishes, possible errors during the erase operation cannot be detected via the Status Register because it contains the previous error status
 BEFP mode is only valid in array blocks.

11.2 Read Configuration Register (RCR) (Easy BGA)

The RCR is a 16-bit read/write register used to select the read mode (synchronous or asynchronous), and to configure synchronous burst characteristics of the device. To modify RCR settings, use the Configure Read Configuration Register command (see Section 6.2, "Device Command Bus Cycles" on page 20).

RCR contents can be examined using the Read Device Identifier command, and then reading from offset 0x05 (see Section 7.2, "Read Device Identifier" on page 22).

Upon power-up or exit from reset, the RCR defaults to asynchronous mode.

The RCR is shown in Table 13. The following sections describe each RCR bit function.

Read Co	Configuration Register (RCR)														
Read Mode	Latency Count		WAIT Polarity	RES	WAIT Delay	Burst Seq	CLK Edge	RES	RES	Burst Wrap	В	urst Leng	jth		
RM		LC[:	3:0]		WP	R	WD	BS	CE	R	R	BW		BL[2:0]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit		Na	me						Dese	cription					
15	Read I	Mode (R	M)		0 = Syncl 1 = Async					lt)					
14:11	Latency Count (LC[3:0])			0])	0010 = Cc 0011 = Cc 0100 = Cc 0101 = Cc 0110 = Cc 0111 = Cc 1000 = Cc 1001 = Cc 1010 = Cc 1011 = Cc 1100 = Cc 1101 = Cc 1110 = Cc 1111 = Cc (Other bit	ode 3 ode 4 ode 5 ode 6 ode 7 ode 8 ode 9 ode 10 ode 11 ode 12 ode 13 ode 14 ode 15	· ,	erved)							
10	WAIT	AIT Polarity (WP) 0 = WAIT signal is active low (default) 1 = WAIT signal is active high													
9	Reserv	eserved (R) Default "0", Non-changeable													
8	WAIT Delay (WD)			Delay (WD) 0 = WAIT deasserted with valid data 1 = WAIT deasserted one data cycle before valid data (default)											
7	Burst Sequence (BS)				Default "0", Non-changeable										
6	Clock Edge (CE)			0 = Falling edge 1 = Rising edge (default)											
5:4	Reserv	/ed (R)			Reserved	bits she	ould be c	leared (0))						

Table 13: Read Configuration Register Description (Sheet 1 of 2)

3	Burst Wrap (BW)	0 =Wrap; Burst accesses wrap within burst length set by BL[2:0] 1 =No Wrap; Burst accesses do not wrap within burst length (default)
2:0	Burst Length (BL[2:0])	001 =4-word burst 010 =8-word burst 011 =16-word burst 111 =Continuous-word burst (default) (Other bit settings are reserved)

 Table 13: Read Configuration Register Description (Sheet 2 of 2)

11.2.1 Read Mode (RCR.15)

The Read Mode (RM) bit selects synchronous burst-mode or asynchronous page-mode operation for the device. When the RM bit is set, asynchronous page mode is selected (default). When RM is cleared, synchronous burst mode is selected.

11.2.2 Latency Count (RCR[14:11])

The Latency Count (LC) bits tell the device how many clock cycles must elapse from the rising edge of ADV# (or from the first valid clock edge after ADV# is asserted) until the first valid data word is driven onto DQ[15:0]. The input clock frequency is used to determine this value and Figure 10 shows the data output latency for the different settings of LC. The maximum Latency Count for P33 would be Code 5 based on the Max clock frequency specification of 52 MHz, and there will be zero WAIT States when bursting within the word line. Please also refer to Section 11.2.3, "End of Word Line (EOWL) Considerations" on page 38 for more information on EOWL.

Refer to Table 14, "LC and Frequency Support" on page 37 for Latency Code Settings.

Figure 10: First-Access Latency Count




Table 14: LC and Frequency Support

Latency Count Settings	Frequency Support (MHz)				
4	≤ 40				
5	≤ 52				





Figure 11: Example Latency Count Setting Using Code 3

11.2.3 End of Word Line (EOWL) Considerations

The delay may occur when a burst sequence access crosses a 16-word boundary. That is, A[4:1] of start address does not equal 0x0. Figure 12, "End of Wordline Timing Diagram" on page 38 illustrates the end of wordline WAIT state(s), which occur after the first 16-word boundary is reached. The number of data words and the number of WAIT states is summarized in Table 15, "End of Wordline Data and WAIT state Comparison" on page 39 for both P33-130nm and P33-65nm devices.





Latanay Count	P33-130nm			65nm
Latency Count	Data States	Data States WAIT States		WAIT States
1	Not Supported	Not Supported	Not Supported	Not Supported
2	4	0 to 1	Not Supported	Not Supported
3	4	0 to 2	Not Supported	Not Supported
4	4	0 to 3	Not Supported	Not Supported
5	4	0 to 4	16	0 to 4
6	4	0 to 5	16	0 to 5
7	4	0 to 6	16	0 to 6
8			16	0 to 7
9			16	0 to 8
10			16	0 to 9
11	Not Supported	Not Supported	16	0 to 10
12	Not Supported	Not Supported	16	0 to 11
13			16	0 to 12
14			16	0 to 13
15			16	0 to 14

Table 15: End of Wordline Data and WAIT state Comparison

11.2.4 WAIT Polarity (RCR.10)

The WAIT Polarity bit (WP), RCR.10 determines the asserted level (V_{OH} or V_{OL}) of WAIT. When WP is set, WAIT is asserted high. When WP is cleared, WAIT is asserted low (default). WAIT changes state on valid clock edges during active bus cycles (CE# asserted, OE# asserted, RST# deasserted).

Table 16: WAIT Functionality Table

Condition	WAIT	Notes
CE# = '1', OE# = 'X' or CE# = '0', OE# = '1'	High-Z	1
CE# ='0', OE# = '0'	Active	1
Synchronous Array Reads	Active	1
Synchronous Non-Array Reads	Active	1
All Asynchronous Reads	Deasserted	1
All Writes	High-Z	1,2

Notes:

1. Active: WAIT is asserted until data becomes valid, then deasserts.

2. When $OE\# = V_{IH}$ during writes, WAIT = High-Z.

11.2.5 WAIT Delay (RCR.8)

The WAIT Delay (WD) bit controls the WAIT assertion-delay behavior during synchronous burst reads. WAIT can be asserted either during or one data cycle before valid data is output on DQ[15:0]. When WD is set, WAIT is deasserted one data cycle *before* valid data (default). When WD is cleared, WAIT is deasserted *during* valid data.

11.2.6 Burst Sequence (RCR.7)

The Burst Sequence (BS) bit selects linear-burst sequence (default). Only linear-burst sequence is supported. Table 17 shows the synchronous burst sequence for all burst lengths, as well as the effect of the Burst Wrap (BW) setting.

Start	Burst		Burst Addressing	g Sequence (DEC)			
Addr. (DEC)	Wrap (RCR.3)	4-Word Burst (BL[2:0] = 0b001)	8-Word Burst (BL[2:0] = 0b010)	16-Word Burst (BL[2:0] = 0b011)	Continuous Burst (BL[2:0] = 0b111)		
0	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6		
1	0	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-515-0	1-2-3-4-5-6-7		
2	0	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-615-0-1	2-3-4-5-6-7-8		
3	0	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-715-0-1-2	3-4-5-6-7-8-9		
4	0		4-5-6-7-0-1-2-3	4-5-6-7-815-0-1-2-3	4-5-6-7-8-9-10		
5	0		5-6-7-0-1-2-3-4	5-6-7-8-915-0-1-2-3- 4	5-6-7-8-9-10-11		
6	0		6-7-0-1-2-3-4-5	6-7-8-9-1015-0-1-2- 3-4-5	6-7-8-9-10-11-12		
7	0		7-0-1-2-3-4-5-6 7-8-9-1015-0-1-2- 4-5-6		7-8-9-10-11-12-13		
:	:	:	:	:	:		
14	0			14-15-0-1-212-13	14-15-16-17-18-19-20- 		
15	0			15-0-1-2-313-14	15-16-17-18-19-20-21- 		
:	÷	:	:	:	:		
0	1	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6		
1	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-515-16	1-2-3-4-5-6-7		
2	1	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-5-616-17	2-3-4-5-6-7-8		
3	1	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-717-18	3-4-5-6-7-8-9		
4	1		4-5-6-7-8-9-10-11	4-5-6-7-818-19	4-5-6-7-8-9-10		
5	1		5-6-7-8-9-10-11-12	5-6-7-8-919-20	5-6-7-8-9-10-11		
6	1		6-7-8-9-10-11-12-13	6-7-8-9-1020-21	6-7-8-9-10-11-12		
7	1		7-8-9-10-11-12-13-14	7-8-9-10-1121-22	7-8-9-10-11-12-13		
:	÷	:	:	:	:		
14	1			14-15-16-17-1828-29	14-15-16-17-18-19-20- 		
15	1			15-16-17-18-1929-30	15-16-17-18-19-20-21- 		

Table 17: Burst Sequence Word Ordering

11.2.7 Clock Edge (RCR.6)

The Clock Edge (CE) bit selects either a rising (default) or falling clock edge for CLK. This clock edge is used at the start of a burst cycle, to output synchronous data, and to assert/deassert WAIT.

11.2.8 Burst Wrap (RCR.3)

The Burst Wrap (BW) bit determines whether 4, 8, or 16-word burst length accesses wrap within the selected word-length boundaries or cross word-length boundaries. When BW is set, burst wrapping does not occur (default). When BW is cleared, burst wrapping occurs.

11.2.9 Burst Length (RCR[2:0])

The Burst Length bits (BL[2:0]) select the linear burst length for all synchronous burst reads of the flash memory array. The burst lengths are 4-word, 8-word, 16-word or continuous word.

Continuous burst accesses are linear only, and do not wrap within any word length boundaries (see Table 17, "Burst Sequence Word Ordering" on page 40). When a burst cycle begins, the device outputs synchronous burst data until it reaches the end of the "burstable" address space.

11.3 One-Time Programmable (OTP) Registers


The device contains 17 OTP Registers that can be used to implement system security measures and/or device identification. Each OTP Register can be individually locked.

The first 128-bit OTP Register is comprised of two 64-bit (8-word) segments. The lower 64-bit segment is pre-programmed at the Numonyx factory with a unique 64-bit number. The upper 64-bit segment, as well as the other sixteen 128-bit OTP Registers, are blank. Users can program these registers as needed. Once programmed, users can then lock the OTP Register(s) to prevent additional bit programming (see Figure 13, "OTP Register Map" on page 42).

Each OTP Register has an associated Lock Register bit. When a Lock Register bit is programmed, the associated OTP Register can only be read; it can no longer be programmed. Each OTP Register can be accessed multiple times to program individual bits, as long as the register remains unlocked. Additionally, because the Lock Register bits themselves are OTP, when programmed, Lock Register bits cannot be erased. Therefore, when a OTP Register is locked, it cannot be unlocked.

Datasheet 41

Figure 13: OTP Register Map



11.3.1 Reading the OTP Registers

The OTP Registers can be read from OTP-RA address. To read the OTP Register, first issue the Read Device Identifier command at OTP-RA address to place the device in the Read Device Identifier state (see Section 6.2, "Device Command Bus Cycles" on page 20). Next, perform a read operation using the address offset corresponding to the register to be read. Table 8, "Device Identifier Information" on page 22 shows the address offsets of the OTP Registers and Lock Registers. OTP Register and Lock Register data is read 16 bits at a time.

11.3.2 Programming the OTP Registers

To program an OTP Registers, first issue the Program OTP Register command at the device base address plus the offset of the desired OTP Register location (See Figure 13, "OTP Register Map" on page 42). Next, write the desired OTP Register data to the same OTP Register address. See Section 6.2, "Device Command Bus Cycles" on page 20.



The device programs the 64-bit and Sixteen 128-bit user-programmable Protection Registers data 16 bits at a time (see Figure 37, "OTP Register Programming Flowchart" on page 79). Issuing the Program OTP Register command outside of the OTP Register's address space causes a program error (SR.4 set). Attempting to program a locked OTP Register causes a program error (SR.4 set) and a lock error (SR.1 set).

Note: When programming the OTP bits in the OTP Registers for a Top Parameter Device, the upper addresses A[Max: 17] must also be driven high (V_{IH}) for TSOP and Easy BGA packages.

11.3.3 Locking the OTP Registers

Each OTP Register can be locked by programming its respective lock bit in the Lock Register. To lock a OTP Register, program the corresponding bit in the Lock Register by issuing the Program Lock Register command, followed by the desired Lock Register data (see Section 6.2, "Device Command Bus Cycles" on page 20). The physical addresses of the Lock Registers are 0x80 for register 0 and 0x89 for register 1. These addresses are used when programming the Lock Registers (see Table 8, "Device Identifier Information" on page 22).

Bit 0 of Lock Register 0 is already programmed during the manufacturing process at Numonyx factory, locking the lower half segment of the first 128-bit OTP Register. Bit 1 of Lock Register 0 can be programmed by the user to lock the upper half of the first 128-bit OTP Register. When programming Bit 1 of Lock Register 0, all other bits need to be left as '1' such that the data programmed is 0xFFFD.

Lock Register 1 controls the locking of the upper sixteen 128-bit OTP Registers. Each bit of Lock Register 1 corresponds to a specific 128-bit OTP Registers; e.g., programming a bit in LR1.0 locks the corresponding OTP Register 1.

Caution: After being locked, the OTP Registers cannot be unlocked.

12.0 **Power and Reset Specifications**

12.1 **Power-Up and Power-Down**

Power supply sequencing is not required if VPP is connected to VCC or VCCQ. Otherwise VCC and VCCQ should attain their minimum operating voltage before applying VPP.

Power supply transitions should only occur when RST# is low. This protects the device from accidental programming or erasure during power transitions.

12.2 **Reset Specifications**

Asserting RST# during a system reset is important with automated program/erase devices because systems typically expect to read from flash memory when coming out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization may not occur. This is because the flash memory may be providing status information, instead of array data as expected. Connect RST# to the same active low reset signal used for CPU initialization.

Also, because the device is disabled when RST# is asserted, it ignores its control inputs during power-up/down. Invalid bus conditions are masked, providing a level of memory protection.

Table 18: Power and Reset

Num	Symbol	Parameter	Min	Max	Unit	Notes
P1	t _{PLPH}	RST# pulse width low	100	-	ns	1,2,3,4
P2	+	RST# low to device reset during erase	-	25		1,3,4,7
ΓZ	RST# low to device reset during program		-	25	μs	1,3,4,7
P3	t _{VCCPH}	VCC Power valid to RST# de-assertion (high)	300	-		1,4,5,6

Notes:

1. These specifications are valid for all device versions (packages and speeds).

The device may reset if t_{PLPH} is < t_{PLPH} Min, but this is not guaranteed. Not applicable if RST# is tied to VCC. 2. 3.


4. Sampled, but not 100% tested.

When RST# is tied to the VCC supply, device will not be ready until t_{VCCPH} after VCC $\ge V_{CCMIN}$. When RST# is tied to the VCCQ supply, device will not be ready until t_{VCCPH} after VCC $\ge V_{CCMIN}$. 5.

6.

7. Reset completes within t_{PLPH} if RST# is asserted while no erase or program operation is executing.





12.3 Power Supply Decoupling

Flash memory devices require careful power supply de-coupling. Three basic power supply current considerations are: 1) standby current levels; 2) active current levels; and 3) transient peaks produced when CE# and OE# are asserted and deasserted.

When the device is accessed, many internal conditions change. Circuits within the device enable charge-pumps, and internal logic states change at high speed. All of these internal activities produce transient signals. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and correct de-coupling capacitor selection suppress transient voltage peaks.

Because flash memory devices draw their power from VCC, VPP, and VCCQ, each power connection should have a 0.1 μF ceramic capacitor to ground. High-frequency, inherently low-inductance capacitors should be placed as close as possible to package leads.

Additionally, for every eight devices used in the system, a 4.7 μ F electrolytic capacitor should be placed between power and ground close to the devices. The bulk capacitor is meant to overcome voltage droop caused by PCB trace inductance.

13.0 **Maximum Ratings and Operating Conditions**

13.1 Absolute Maximum Ratings

Stressing the device beyond the Absolute Maximum Ratings may cause permanent Warning: damage. These are stress ratings only.

Table 19: Absolute Maximum Ratings

Parameter	Maximum Rating	Notes
Temperature under bias	-40°C to +85°C	-
Storage temperature	-65°C to +125°C	-
Voltage on any signal (except VCC, VPP and VCCQ)	-0.5V to +4.1V	1
VPP voltage	-0.2V to +10.0V	1,2,3
VCC voltage	-0.2V to +4.1V	1
VCCQ voltage	-0.2V to +4.1V	1
Output short circuit current	100mA	4

Notes: 1

Voltages shown are specified with respect to V_{SS} . Minimum DC voltage is -0.5V on input/output signals and -0.2V on VCC, VCCQ, and VPP. During transitions, this level may undershoot to -2.0V for periods less than 20ns. Maximum DC voltage on VCC is VCC + 0.5V, which, during transitions, may overshoot to VCC + 2.0V for periods less than 20ns. Maximum DC voltage on input/output signals and VCCQ is VCCQ + 0.5V, which, during transitions, may overshoot to VCCQ + 2.0V for periods less than 20ns.

2. Maximum DC voltage on VPP may overshoot to +11.5V for periods less than 20ns.

3. Program/erase voltage is typically 2.3V – 3.6V. 9.0V can be applied for 80 hours maximum total, to any blocks for

1000 cycles maximum. 9.0V program/erase voltage may reduce block cycling capability.

4. Output shorted for no more than one second. No more than one output shorted at a time.

13.2 **Operating Conditions**

Note: Operation beyond the Operating Conditions is not recommended and extended exposure beyond the Operating Conditions may affect device reliability.

Symbol	Parameter	Min	Мах	Unit	Notes	
T _C	Operating Temperature		-40	+85	°C	1, 3
VCC	VCC Supply Voltage		2.3	3.6		
VCCQ	I/O Supply Voltage	CMOS inputs	2.3	3.6		-
VCCQ	The supply voltage	TTL inputs	2.4	3.6	V	
V _{PPL}	V _{PP} Voltage Supply (Logic Level)	•	1.5	3.6		
V _{PPH}	Buffered Enhanced Factory Programming \	/ _{PP}	8.5	9.5		
t _{PPH}	Maximum V _{PP} Hours	$VPP = V_{PPH}$	-	80	Hours	2
Block		$VPP = V_{PPL}$	100,000	-	Cualaa	
Erase Cycles	Array Blocks	$VPP=V_{PPH}$	-	1,000	Cycles	

Table 20: Operating Conditions

Notes: 1.

 $T_{\rm C}$ = Case Temperature. 2

In typical operation VPP program voltage is V_{PPI}.



14.0 Electrical Specifications

14.1 DC Current Characteristics

Sym		Parameter	r	(VC0	Inputs CQ = - 3.6 V)	TTL Inputs (VCCQ = 2.4 V - 3.6 V)		(VCCÓ =		(VCCÓ =		(VCCÓ =		(VCCÓ =		(VCCÒ =		Unit	Test Conditions		Unit Test Conditions		Notes
		Typ Max Typ Max																					
ILI	Input Loa	d Current	512-Mbit/ 1-Gbit	-	±1	-	±2	μΑ		VCC = VCC Max VCCQ = VCCQ Max													
			2-Gbit	-	±2	-	±4		$V_{IN} = VCCQ o$	r V _{SS}	1,6												
I _{LO}	Output Le Current	eakage	512-Mbit/ 1-Gbit	-	±1	-	±10	μA	VCC = VCC M VCCQ = VCCO	2 Max	1,0												
	DQ[15:0]	, WAIT	2-Gbit	-	±2	-	±20		V _{IN} = VCCQ o	r V _{SS}													
			512-Mbit	70	225	70	225		VCC = VCC M VCCQ = VCC														
I _{CCS} ,	VCC Stan	-	1-Gbit	75	240	75	240	μA	CE# =VCCQ		1,2												
I _{CCD}	Power-Do	wn	2-Gbit	150	480	150	480		RST# = VCCC $RST\# = V_{SS}$ ($WP\# = V_{IH}$,												
		Asynchrono Word f = 5 CLK)		26	31	26	31	mA	16-Word Read														
	Average VCC	Page-Mode f = 13 MHz		12	16	12	16	mA		VCC = VCCMax CE# = V_{IL} OE# = V_{IH} Inputs: V_{II} or													
I _{CCR}	Read			19	22	19	22	mA	8-Word Read		1												
	Current	Synchronous f = 52 MHz,			16	18	16	18	mA	16-Word Read	V _{IH}												
				21	24	21	24	mA	Continuous Read														
I _{CCW,}	VCC Prog	ram Current,		35	50	35	50	mA	$VPP = V_{PPL}, P$	gm/Ers in progress	1,3,5												
I _{CCE}	VCC Erase	e Current		35	50	35	50	11.0 ($VPP = V_{PPH}, P$	gm/Ers in progress	1,3,5												
I _{CCWS,}	VCC Prog		512-Mbit	70	225	70	225		05 // 1/000														
I _{CCES}	Suspend VCC Erase		1-Gbit	75	240	75	240	μA	CE# = VCCQ; progress	suspend in	1,3,4												
	Suspend	Current	2-Gbit	75	240	75	240																
			512-Mbit	0.2	5	0.2	5																
Ipps	VPP Stand	VPP Standby Current		0.2	5	0.2	5	μA	$VPP = V_{PPL}$ in Stanby mode		1,3,7												
			2-Gbit	0.4	10	0.4	10																
I _{PPWS,} IPPES	-	PP Program Suspend Current, PP Erase Suspend Current		0.2	5	0.2	5	μΑ	$VPP = V_{PPL}$, s	uspend in progress	1,3,7												
I _{PPR}	VPP Read			2	15	2	15	μA	$VPP = V_{PPL}$		1,3												
I _{PPW}	VPP Progr	am Current		0.05	0.10	0.05	0.10	mA	$VPP = V_{PPL}$, pr	ogram in progress	3												
. PPM		caront		0.05	0.10	0.05	0.10		$VPP = V_{PPH,}$ program in progress		3												
I _{PPE}	V _{PP} Erase	Current		0.05	0.10	0.05	0.10	mA	$VPP = V_{PPL}$, er	ase in progress	3												
PPE	- pp 2: 000			0.05	0.10	0.05	0.10		$VPP = V_{PPH}$, e	rase in progress													

Table 21: DC Current Characteristics (Sheet 1 of 2)

Sym	Parameter	CMOS Inputs (VCCQ = 2.3 V - 3.6 V)		= QOOV) = QOOV)		Unit	Test Conditions	Notes
		Тур	Max	Тур	Max			
	VPP Blank Check	0.05	0.10	0.05	0.10	mA	$VPP = V_{PPL}$, erase in progress	3
PPBC		0.05	0.10	0.05	0.10	ШA	VPP = $V_{PPH_{,}}$ erase in progress	3

Table 21: DC Current Characteristics (Sheet 2 of 2)

Notes:

1.

All currents are RMS unless noted. Typical values at typical VCC, $T_C = +25$ °C. I_{CCS} is the average current measured over any 5ms time interval 5µs after CE# is deasserted. Sampled, not 100% tested.

2. 3.

 I_{CCES} is specified with the device deselected. If device is read while in erase suspend, current is I_{CCES} plus I_{CCR} . I_{CCW} , I_{CCE} measured over typical or max times specified in Section 15.5, "Program and Erase Characteristics" on page 59. 4. 5.

6. If V_{IN} > VCC the input load current increases to 10µA max.

7. The IPPS, IPPWS, IPPES will increase to 200µA when VPP/WP# is at VPPH.

14.2 **DC Voltage Characteristics**

Sym	Parameter	CMOS Inputs (VCCQ = 2.3 V – 3.6 V)		TTL Inp (VCCQ = 2.4	outs ⁽¹⁾ 4 V – 3.6 V)	Unit	Test Conditions	Notes	
		Min	Max	Min	Max				
V _{IL}	Input Low Voltage	-0.5	0.4	-0.5	0.6	V		2	
$V_{\rm IH}$	Input High Voltage	VCCQ - 0.4	VCCQ + 0.5	2.0	VCCQ + 0.5	V		2	
V _{OL}	Output Low Voltage	-	0.2	-	0.2	V	$\begin{array}{l} \text{VCC} = \text{VCC Min} \\ \text{VCCQ} = \text{VCCQ Min} \\ \text{I}_{\text{OL}} = 100 \ \mu\text{A} \end{array}$	-	
V _{OH}	Output High Voltage	VCCQ - 0.2	-	VCCQ - 0.2	-	V	$\begin{array}{l} \text{VCC} = \text{VCC Min} \\ \text{VCCQ} = \text{VCCQ Min} \\ \text{I}_{\text{OH}} = -100 \ \mu\text{A} \end{array}$	-	
V _{PPLK}	VPP Lock-Out Voltage	-	0.4	-	0.4	V		3	
V _{LKO}	VCC Lock Voltage	1.5	-	1.5	-	V		-	
V _{LKO} Q	VCCQ Lock Voltage	0.9	-	0.9	-	V		-	

Table 22: DC Voltage Characteristics

Notes:

Synchronous read mode is not supported with TTL inputs. 1.


2. 3. V_{IL} can undershoot to -1.0 V for duration of 2ns or less , overshoot to VCCQ + 1.0 V for durations of 2ns or less.

 $VPP \leq V_{PPLK}$ inhibits erase and program operations. Do not use V_{PPL} and V_{PPH} outside their valid ranges.

AC Characteristics 15.0


15.1 **AC Test Conditions**

Figure 15: AC Input/Output Reference Waveform



AC test inputs are driven at VCCQ for Logic "1" and 0 V for Logic "0." Input/output timing begins/ends at VCCQ/2. Input Note: rise and fall times (10% to 90%) < 5ns. Worst-case speed occurs at VCC = VCCMin.

Figure 16: Transient Equivalent Testing Load Circuit




Notes:

- See the following table for component values.
- Test configuration component value for worst-case speed conditions.

1. 2. 3. C_L includes jig capacitance.

Test Configuration	C _L (pF)
VCCQ Min Standard Test	30

Figure 17: Clock Input AC Waveform



15.2 Capacitance

Table 24: Capacitance

Sym	Parameter	Signals		Min	Тур	Max	Unit	Condition
		Address, Data, CE#,	512-Mbit	3	7	8		
CIN	Input Capacitance	WE#, OE#, RST#, CLK, ADV#, WP#	1-Gbit	4	8	9		T 1 05.00
			2-Gbit	6	16	18	рF	Typ temp = 25 °C, Max temp = 85 °C, VCC = (0 V - 3.6 V), VCCQ = (0 V - 3.6 V)
			512-Mbit	3	5	6	pi	
C _{OUT}	Output Capacitance		1-Gbit	3	5	6		
			2-Gbit	6	10	12	1	

Note: Sampled, not 100% tested.

15.3 AC Read Specifications

Table 25: AC Read Specifications - (Sheet 1 of 2)

Num	Symbol	Parameter			Min	Мах	Unit	Notes
Asynchro	onous Specifi	cations						1
			5 504	512-Mbit/1-Gbit	95	-	ns	
R1	t _{AVAV}	Read cycle time	Easy BGA	2-Gbit	100	-	ns	
			TSOP	512-Mbit/1-Gbit	105	-	ns	
			F 004	512-Mbit/1-Gbit	-	95	ns	
R2	t _{AVQV}	Address to output valid	dress to output valid Easy BGA 2-Gbit TSOP 512-Mbit/1-Gbit		-	100	ns	-
					-	105	ns	
				512-Mbit/1-Gbit	-	95	ns	
R3	t _{ELQV}	CE# low to output valid	Easy BGA	2-Gbit	-	100	ns	
			TSOP	512-Mbit/1-Gbit	-	105	ns	
R4	t _{GLQV}	OE# low to output valid			-	25	ns	1,2
R5	t _{PHQV}	RST# high to output valid		-	150	ns	1	
R6	t _{ELQX}	CE# low to output in low-Z			0	-	ns	1,3
R7	t _{GLQX}	OE# low to output in low-Z				-	ns	1,2,3
R8	t _{EHQZ}	CE# high to output in high-2	<u>Z</u>		-	20	ns	
R9	t _{GHQZ}	OE# high to output in high-	OE# high to output in high-Z					1,3
R10	t _{OH}	Output hold from first occur	0	-	ns			
R11	t _{EHEL}	CE# pulse width high	17	-	ns	1		
R12	t _{ELTV}	CE# low to WAIT valid			-	17	ns	1
R13	t _{EHTZ}	CE# high to WAIT high-Z			-	20	ns	1,3
R15	t _{GLTV}	OE# low to WAIT valid			-	17	ns	1
R16	t _{GLTX}	OE# low to WAIT in low-Z			0	-	ns	1,3
R17	t _{GHTZ}	OE# high to WAIT in high-Z			-	20	ns	1,3
Latching	Specification	ns (Easy BGA)						•
R101	t _{AVVH}	Address setup to ADV# high	ı		10	-	ns	
R102	t _{ELVH}	CE# low to ADV# high			10	-	ns	
			Eacy PCA	512-Mbit/1-Gbit	-	95	ns	
R103	t _{VLQV}	ADV# low to output valid	Easy BGA	2-Gbit	-	100	ns	1
			TSOP	512-Mbit/1-Gbit	-	105	ns	
R104	t _{VLVH}	ADV# pulse width low			10	-	ns	
R105	t _{VHVL}	ADV# pulse width high			10	-	ns	
R106	t _{VHAX}	Address hold from ADV# hig	Address hold from ADV# high			-	ns	1,4
R108	t _{APA}	Page address access			-	25	ns	1
R111	t _{PHVH}	RST# high to ADV# high			30	-	ns	
Clock Sp	ecifications (Easy BGA)				-	•	
R200	f _{CLK}	CLK frequency			-	52	MHz	
R201	t _{CLK}	CLK period			19.2	-	ns	1,3,5,6
R202	t _{CH/CL}	CLK high/low time			5	-	ns	1,3,3,0
R203	t _{FCLK/RCLK}	CLK fall/rise time			0.3	3	ns	

Datasheet 51

Num	Symbol	Parameter	Min	Max	Unit	Notes				
Synchron	Synchronous Specifications (Easy BGA) ⁽⁵⁾									
R301	t _{AVCH/L}	Address setup to CLK	9	-	ns					
R302	t _{VLCH/L}	ADV# low setup to CLK	9	-	ns					
R303	t _{ELCH/L}	CE# low setup to CLK	9	-	ns	1,6				
R304	t _{CHQV /} t _{CLQV}	CLK to output valid	-	17	ns					
R305	t _{CHQX}	Output hold from CLK	3	-	ns					
R306	t _{CHAX}	Address hold from CLK	10	-	ns	1,4,6				
R307	t _{CHTV}	CLK to WAIT valid	-	17	ns	1,6				
R311	t _{CHVL}	CLK valid to ADV# Setup	3	-	ns	1				
R312	t _{CHTX}	WAIT hold from CLK	3	-	ns	1,6				



Notes:


See Figure 15, "AC Input/Output Reference Waveform" on page 49 for timing measurements and max 1. See Figure 15, "AC input/Output Reference Waveform" on page 49 for timing measurements a allowable input slew rate. OE# may be delayed by up to $t_{ELQV} - t_{GLQV}$ after CE#'s falling edge without impact to t_{ELQV} . Sampled, not 100% tested. Address hold in synchronous burst read mode is t_{CHAX} or t_{VHAX} , whichever timing specification is satisfied first. Synchronous burst read mode is not supported with TTL level inputs. Applies only to subsequent synchronous reads.

2.

3. 4. 5.

6.





Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).




Figure 19: Asynchronous Single-Word Read for Easy BGA (ADV# Latch)

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).




Figure 20: Asynchronous Page-Mode Read Timing for Easy BGA

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).





Figure 21: Synchronous Single-Word Array or Non-array Read Timing for Easy BGA

Notes:

2. This diagram illustrates the case in which an n-word burst is initiated to the flash memory array and it is terminated by CE# deassertion after the first word in the burst.





Notes:

1. WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.

 At the end of Word Line; the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 4-word boundary aligned. See Section 11.2.3, "End of Word Line (EOWL) Considerations" on page 38 for more information.

Datasheet 54

^{1.} WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.




Figure 23: Synchronous Burst-Mode Four-Word Read Timing for Easy BGA

Note: WAIT is driven per OE# assertion during synchronous array or non-array read. WAIT asserted during initial latency and deasserted during valid data (RCR.10=0, WAIT asserted low).

15.4 AC Write Specifications

Num	Symbol	Parameter	Min	Мах	Unit	Notes			
W1	t _{PHWL}	RST# high recovery to WE# low	150	-	ns	1,2,3			
W2	t _{ELWL}	CE# setup to WE# low	0	-	ns	1,2,3			
W3	t _{WLWH}	WE# write pulse width low	50	-	ns	1,2,4			
W4	t _{DVWH}	Data setup to WE# high	50	-	ns	1,2,13			
W5	t _{AVWH}	Address setup to WE# high	50	-	ns				
W6	t _{WHEH}	CE# hold from WE# high	0	-	ns	1.0			
W7	t _{WHDX}	Data hold from WE# high	0	-	ns	1,2			
W8	t _{WHAX}	Address hold from WE# high	0	-	ns				
W9	t _{WHWL}	WE# pulse width high	20	-	ns	1,2,5			
W10	t _{VPWH}	VPP setup to WE# high	200	-	ns	1007			
W11	t _{QVVL}	VPP hold from Status read	0	-	ns	1,2,3,7			
W12	t _{QVBL}	WP# hold from Status read	0	-	ns	1007			
W13	t _{BHWH}	WP# setup to WE# high	200	-	ns	1,2,3,7			
W14	t _{WHGL}	WE# high to OE# low	0	-	ns	1,2,9			
W16	t _{WHQV}	WE# high to Output valid	t _{AVQV} + 35	-	ns	1,2,3,6,10			
Write to	Write to Asynchronous Read Specifications								
W18	t _{WHAV}	WE# high to Address valid	0	-	ns	1,2,3,6,8			

Table 26: AC Write Specifications (Sheet 1 of 2)

Num	Symbol	Parameter	Min	Max	Unit	Notes	
Write to	Write to Synchronous Read Specifications						
W19	t _{WHCH/L}	WE# high to Clock valid	19	-	ns		
W20	t _{WHVH}	WE# high to ADV# high	19	-	ns	1,2,3,6,10 ,12	
W28	t _{WHVL}	WE# high to ADV# low	7	-	ns		
Write S	pecifications w	ith Clock Active	·				
W21	t _{VHWL}	ADV# high to WE# low	-	20	ns	1,2,3,11.1	
W22	t _{CHWL}	Clock high to WE# low	-	20	ns	2	

Table 26: AC Write Specifications (Sheet 2 of 2)

Notes:

Write timing characteristics during erase suspend are the same as write-only operations. A write operation can be terminated with either CE# or WE#. Sampled, not 100% tested. 1

2. 3.

Write pulse width low (t_{WLWH} or t_{ELEH}) is defined from CE# or WE# low (whichever occurs last) to CE# or WE# high (whichever occurs first). Hence, $t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$. Write pulse width high (t_{WHWL} or t_{EHEL}) is defined from CE# or WE# high (whichever occurs first) to CE# or WE# low 4.

5. (whichever occurs last). Hence, $t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$). t_{WHVH} or $t_{WHCH/L}$ must be met when transiting from a write cycle to a synchronous burst read. VPP and WP# should be at a valid level until erase or program success is determined.

6.

7

This specification is only applicable when transiting from a write cycle to an asynchronous read. See spec W19 and W20 8. for synchronous read.

When doing a Read Status operation following any command that alters the Status Register, W14 is 20ns. 9

10. Add 10ns if the write operations results in a RCR or block lock status change, for the subsequent read operation to reflect this change.

11. These specs are required only when the device is in a synchronous mode and clock is active during address setup phase. 12. These specs are required only when ADV# is used to latch address.

13. This specification must be complied with by customer's writing timing. The result would be unpredictable if any violation to this timing specification.




Figure 24: Write-to-Write Timing




Figure 25: Asynchronous Read-to-Write Timing

Note: WAIT deasserted during asynchronous read and during write. WAIT High-Z during write per OE# deasserted.




Figure 26: Write-to-Asynchronous Read Timing




Figure 27: Synchronous Read-to-Write Timing

Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR.10=0, WAIT asserted low). Clock is ignored during write operation.




Figure 28: Write-to-Synchronous Read Timing

Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR.10=0, WAIT asserted low).

Program and Erase Characteristics 15.5

Num	Symbol		Parameter		V_{PPL}			V_{PPH}		Unit	Note
Num	Symbol	Parameter		Min	Тур	Max	Min	Тур	Мах	Onit	Note
		•	Conventional Wo	ord Prog	ramming	9					
W200	t _{PROG/W}	Program Time	Single word	-	270	456	-	270	456	μs	1
			Buffered Pr	ogramm	ing				•		
			Aligned 32-Wd, BP time (32 Words)	-	310	716	-	310	716		
			Aligned 64-Wd, BP time (64 Word)	-	310	900	-	310	900		
W250	t _{PROG}	Program Time	Aligned 128-Wd, BP time (128 Words)	-	375	1140	-	375	1140	μs	1
			Aligned 256-Wd, BP time (256 Words)	-	505	1690	-	505	1690		
			one full buffer (512 Words)	-	900	3016	-	900	3016		
	•	•	Buffered Enhanced F	actory F	rogram	ming					
W451	t _{BEFP/B}	Program	Single byte	n/a	n/a	n/a	-	0.5	-	110	1,2
W452	t _{BEFP/Setup}	Frogram	BEFP Setup	n/a	n/a	n/a	20	-	-	μs	1
			Erase and	l Susper	nd						
W500	t _{ERS/PB}	Erase Time	32-KByte Parameter	-	0.8	4.0	-	0.8	4.0	s	
W501	t _{ERS/AB}		128-KByte Array Block	-	0.8	4.0	-	0.8	4.0	5	1
W600	t _{SUSP/P}		Program suspend	-	25	30	-	25	30		
W601	t _{SUSP/E}	Suspend Latency	Erase suspend	-	25	30	-	25	30	μs	
W602	t _{ERS/SUSP}		Erase to Suspend	-	500	-	-	500	-		1,3
	·		Blank	check				•	•		•
W702	t _{BC/AB}	Blank check	Array Block	-	3.2	-	-	3.2	-	ms	-

Table 27: Program and Erase Specifications

Notes:

Typical values measured at $T_C = +25^{\circ}C$ and nominal voltages. Performance numbers are valid for all speed versions. Excludes system overhead. Sampled, but not 100% tested. 1.

Averaged over entire device.

2. 3. W602 is the typical time between an initial block erase or erase resume command and the a subsequent erase suspend command. Violating the specification repeatedly during any particular block erase may cause erase failures.

16.0 Ordering Information




Figure 29: Decoder for P33-65nm Products

Note: The last digit is randomly assigned to cover packing media and/or features or other specific configuration.

Table 28: Valid Combinations for P33 65nm Products

512-Mbit	1-Gbit	2-Gbit
PC28F512P33EF*	PC28F00AP33EF*	PC28F00BP33EF*
PC28F512P33BF*	PC28F00AP33BF*	-
PC28F512P33TF*	PC28F00AP33TF*	-
JS28F512P33EF*	JS28F00AP33EF*	-
JS28F512P33BF*	JS28F00AP33BF*	-
JS28F512P33TF*	JS28F00AP33TF*	-

Note: For leaded package option, please contact your Numonyx sales representative for detail.

Appendix A Supplemental Reference Information

A.1 Common Flash Interface

The Common Flash Interface (CFI) is part of an overall specification for multiple command-set and control-interface descriptions. This appendix describes the database structure containing the data returned by a read operation after issuing the Read CFI command (see Section 6.2, "Device Command Bus Cycles" on page 20). System software can parse this database structure to obtain information about the flash device, such as block size, density, bus width, and electrical specifications. The system software will then know which command set(s) to use to properly perform flash writes, block erases, reads and otherwise control the flash device.

A.1.1 Query Structure Output

The Query database allows system software to obtain information for controlling the flash device. This section describes the device's CFI-compliant interface that allows access to Query data.

Query data are presented on the lowest-order data outputs (DQ_{7-0}) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the Query table device starting address is a 10h, which is a word address for x16 devices.

For a word-wide (x16) device, the first two Query-structure bytes, ASCII "Q" and "R," appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00h data on upper bytes. The device outputs ASCII "Q" in the low byte (DQ_{7-0}) and 00h in the high byte (DQ_{15-8}).

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the "h" suffix has been dropped. In addition, since the upper byte of word-wide devices is always "00h," the leading "00" has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs have 00h on the upper byte in this mode.

Table 29: Summary of Query Structure Output as a Function of Device and Mode

Device	Hex Offset	Hex Code	ASCII Value
	00010:	51	"Q"
Device Addresses	00011:	52	"R"
	00012:	59	"Y"

Offset	Hex Code	Value	
A _X -A ₁		D ₁₅ -D ₀	
00010h	0051	"Q"	
00011h	0052	"R"	
00012h	0059	"Y"	
00013h	P_ID _{LO}	PrVendor ID#	
00014h	P_ID _{HI}		
00015h	P _{LO}	PrVendor TbIAdr	
00016h	P _{HI}		
00017h	A_ID _{LO}	AltVendor ID#	
00018h	A_ID _{HI}		

Table 30: Example of Query Structure Output of x16 Devices

A.1.2 **Query Structure Overview**

The Query command causes the flash component to display the Common Flash Interface (CFI) Query structure or database. Table 31 summarizes the structure sub-sections and address locations.

Table 31: Query Structure

00001-Fh	Reserved	Reserved for vendor-specific information		
00010h	CFI query identification string	Command set ID and vendor data offset		
0001Bh	System interface information	Device timing & voltage information		
00027h	Device geometry definition	Flash device layout		
P ⁽³⁾	Primany Numanyy-specific Extended Quan	Vendor-defined additional information specific		
F''	Primary Numonyx-specific Extended Query	to the Primary Vendor Algorithm		

Note:

Refer to the Query Structure Output section and offset 28h for the detailed definition of offset address as a function of 1. device bus width and mode.

BA = Block Address beginning location (i.e., 08000h is block 1's beginning location when the block size is 32-KWord). Offset 15 defines "P" which points to the Primary Numonyx-specific Extended Query Table. 2.

3.

A.1.3 **Read CFI Identification String**

The Identification String provides verification that the component supports the Common Flash Interface specification. It also indicates the specification version and supported vendor-specified command set(s).

Table 32: CFI Identification

Offset	Length	Description	Add.	Hex Code	Value
10h	3	Query-unique ASCII string "QRY".	10: 11: 12:	51 52 59	"Q" "R" "Y"
13h	2	Primary Vendor command set and control interface ID code. 16-bit ID code for Vendor-specified algorithms.	13: 14:	01 00	
15h	2	Extended Query Table primary algorithm address.	15: 16:	0A 01	
17h	2	Alternate vendor command set and control interface ID code. 0000h means no second vendor-specified algorithm exists.	17: 18:	00 00	
19h	2	Secondary algorithm Extended Query Table address. 0000h means none exists.	19: 1A:	00 00	

Table 33: System Interface Information

Offset	Length	Description	Add	Hex Code	Value
1Bh	1	VCC logic supply minimum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 BCD volts	1B:	23	2.3V
1Ch	1	VCC logic supply maximum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 BCD volts	1C:	36	3.6V
1Dh	1	VPP [programming] supply minimum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 HEX volts	1D:	85	8.5V
1Eh	1	VPP [programming] supply maximum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 HEX volts	1E:	95	9.5V
1Fh	1	"n" such that typical single word program time-out = $2^n \mu$ -sec	1F:	09	512µs
20h	1	"n" such that typical full buffer write time-out = $2^n \mu$ -sec	20:	0A	1024µs
21h	1	"n" such that typical block erase time-out = 2^{n} m-sec	21:	0A	1s
22h	1	"n" such that typical full chip erase time-out = 2^n m-sec	22:	00	NA
23h	1	"n" such that maximum word program time-out = 2^n times typical	23:	01	1024µs
24h	1	"n" such that maximum buffer write time-out = 2^n times typical	24:	02	4096µs
25h	1	"n" such that maximum block erase time-out = 2^n times typical	25:	02	4s
26h	1	"n" such that maximum chip erase time-out = 2^n times typical	26:	00	NA

A.1.4 Numonyx-Specific Extended Query Table

Table 34: Device Geometry Definition

Offset	Length				Descr	iption				Add	Hex Code	Value
27h	1	"n" such	that devic	ce size = 2	ⁿ in numb	er of byte	S			27:	See Tat	ble Below
		Flash device interface code assignment: "n" such that n+1 specifies the bit field that represents the flash device width capabilities as described in the table:										
		7	6	5	4	3	2	1	0			
28h	2	_	_	_	_	x64	x32	x16	x8	28:	01	x16
		15	14	13	12	11	10	9	8			
		_	_	_	_	_	_	_	-	29:	00	
2Ah	2	"n" such	that maxi	mum num	ber of byt	es in write	e buffer =	2 ⁿ		2A:	0A	1024
					5					2B:	00	
2Ch	1	1. x = 2. x sp sam	0 means i ecifies the e-size era	e number (se blocks.	locking; the of device r	he device regions wi	: erases in l th one or i blocking re	more cont	iguous	2C:	See Tab	ble Below
2D	4	bits 0-	Erase Block Region 1 Information bits 0-15 = y, y+1 = number of identical-size erase blocks bits 16-31 = z, region erase block(s) size are z x 256 bytes						2D: ~30:	See Tat	ble Below	
31h	4	bits 0-	Erase Block Region 2 Information bits 0-15 = y, y+1 = number of identical-size erase blocks bits 16-31 = z, region erase block(s) size are z x 256 bytes						31: ~34:	See Tat	See Table Below	
35h	4	Reserved	I for future	e erase blo	ock region	informatio	on			35: ~38:	See Tab	ble Below

Address		512-Mb	it		t	2-Gbit	
Address	Тор	Bottom	Symmetrical	Тор	Bottom	Symmetrical	Symmetrical
27:	1A	1A	1A	1B	1B	1B	1B
28:	01	01	01	01	01	01	01
29:	00	00	00	00	00	00	00
2A:	0A	0A	0A	0A	0A	0A	0A
2B:	00	00	00	00	00	00	00
2C:	02	02	01	02	02	01	01
2D:	FE	03	FF	FE	03	FF	FF
2E:	01	00	01	03	00	03	03
2F:	00	80	-00	00	80	-00	-00
30:	02	00	02	02	00	02	02
31:	03	FE	00	03	FE	00	00
32:	00	01	00	00	03	00	00
33:	80	00	00	80	00		00
34:	00	02	00	00	02		00
35:~38:	00	00	00	00	00		00

A.1.5 Numonyx-Specific Extended Query Table

Table 35: Primary Vendor-Specific Extended Query

Offset P=10Ah	Length	Description (Optional flash features and commands)	Add.	Hex Code	Value
(P+0)h			10A:	50	"P"
(P+1)h	3	Primary extended query table Unique ASCII string "PRI"	10B:	52	"R"
(P+2)h			10C:	49	"1"
(P+3)h	1	Major version number, ASCII	10D:	31	"1"
(P+4)h	1	Minor version number, ASCII	10E:	35	"5"
(P+5)h	4	Optional feature and command support (1=yes, 0=no)	10F:	E6	-
(P+6)h		bits 10-31 are reserved; undefined bits are "0". If bit 31	110:	01	-
(P+7)h		"1"then another 31 bit field of Optional features follows at	111:	00	-
(P+8)h		the end of the bit-30 field.	-	-	•
		512-Mbit, 1-Gbit:	112:	00	-
		2-Gbit Bottom Die:	112:	40	-
		2-Gbit Top Die:	112:	00	-
		bit 0 Chip erase supported	bit 0	= 0	No
		bit 1 Suspend erase supported	bit 1	= 1	Yes
		bit 2 Suspend program supported	bit 2	= 1	Yes
		bit 3 Legacy lock/unlock supported	bit 3	= 0	No
		bit 4 Queued erase supported	bit 4	= 0	No
		bit 5 Instant individual block locking supported	bit 5	= 1	Yes
		bit 6 Protection bits supported	bit 6	= 1	Yes
		bit 7 Pagemode read supported (Note: Only Available for Easy BGA)	bit 7 = 1 bit 8 = 1		Yes
		bit 8 Synchronous read supported (Note: Only Available for Easy BGA)			Yes
		bit 9 Simultaneous operations supported	bit 9	= 0	No
		bit 10 Extended Flash Array Blocks supported	bit 10	= 0	No
		bit 11 Permanent Block Locking of up to Full Main Array supported	bit 11	= 0	Yes
		bit 12 Permanent Block Locking of up to Partial Main Array supported	bit 12	= 0	No
		bit 30 CFI Link(s) to follow	-		-
		512-Mbit, 1-Gbit:	bit 30	= 0	No
		2-Gbit Bottom Die:	bit 30	= 1	Yes
		2-Gbit Top Die:	bit 30	= 0	No
		bit 31 Another "Optional Features" field to follow	bit 31	= 0	No
(P+9)h	1	Supported functions after suspend: read Array, Status, Query Other supported operations are: bits 1-7 reserved; undefined bits are "0"	113:	01	-
		bit 0 Program supported after erase suspend	bit 0	= 1	Yes
(P+A)h	2	Block Status Register mask	114:	03	-
(P+B)h		bits 2-15 are Reserved; undefined bits are "0"	115:	00	-
		bit 0 Block Lock-Bit Status Register active	bit 0	= 1	Yes
		bit 1 Block Lock-Down Bit Status active	bit 1	= 1	Yes
		bit 4 EFA Block Lock-Bit Status Register active	bit 4	= 0	No
		bit 5 EFA Block Lock-Down Bit Status active	bit 5	= 0	No
(P+C)h	1	VCC logic supply highest performance program/erase voltage bits 0-3 BCD value in 100 mV bits 4-7 BCD value in volts	116:	30	3.0V
(P+D)h	1	VPP optimum program/erase supply voltage bits 0-3 BCD value in 100 mV bits 4-7 HEX value in volts	117:	90	9.0V

Offset ⁽¹⁾	Length	Description		Hex	:
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+E)h	1	Number of Protection register fields in JEDEC ID space.	118:	02	2
		"00h," indicates that 256 protection fields are available			
(P+F)h	4	Protection Field 1: Protection Description	119:	80	80h
(P+10)h		This field describes user-available One Time Programmable	11A:	00	00h
(P+11)h		(OTP) Protection register bytes. Some are pre-programmed	11B:	03	8 byte
(P+12)h		with device-unique serial numbers. Others are user	11C:	03	8 byte
		programmable. Bits 0–15 point to the Protection register Lock			
		byte, the section's first byte. The follow ing bytes are factory			
		pre-programmed and user-programmable.			
		bits 0–7 = Lock/bytes Jedec-plane physical low address			
		bits 8–15 = Lock/bytes Jedec-plane physical high address			
		bits 16–23 = "n" such that 2n = factory pre-programmed bytes			
		bits $24-31 = "n"$ such that $2n =$ user programmable bytes			
(P+13)h	10	Protection Field 2: Protection Description	11D:	89	89h
(P+14)h	-	Bits 0-31 point to the Protection register physical Lock-word	11E:	00	00h
(P+15)h		address in the Jedec-plane.	11F:	00	00h
(P+16)h		Following bytes are factory or user-programmable.	120:	00	00h
(P+17)h		bits 32–39 = "n" such that n = factory pgm'd groups (low byte)	121:	00	0
(P+18)h		bits $40-47 = $ "n" such that n = factory pgm'd groups (high byte)	122:	00	0
(P+19)h		bits 48–55 = "n" \ 2n = factory programmable bytes/group	123:	00	0
(P+1A)h		bits $56-63 = $ "n" such that n = user pgm'd groups (low byte)	124:	10	16
(P+1B)h		bits $64-71 = $ "n" such that n = user pgm'd groups (high byte)	125:	00	0
(P+1C)h		bits $72-79 = "n"$ such that $2^n =$ user programmable bytes/group	126:	04	16

Table 36: OTP Register Information

Datasheet 66

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+1D)h	1	Page Mode Read capability	127:	05	32 byte
		bits $0-7 = "n"$ such that 2^n HEX value represents the number of			
		read-page bytes. See offset 28h for device w ord width to			
		determine page-mode data output width. 00h indicates no			
		read page buffer.			
(P+1E)h	1	Number of synchronous mode read configuration fields that follow . 00h	128:	04	4
		indicates no burst capability.			
(P+1F)h	1	Synchronous mode read capability configuration 1	129:	01	4
		Bits 3–7 = Reserved			
		Bits 0–2 "n" such that 2n+1 HEX value represents the maximum number of			
		continuous synchronous reads when the device is configured for its maximum			
		w ord w idth. A value of 07h indicates that the device is capable of continuous			
		linear bursts that will output data until the internal burst counter reaches the end			
		of the device's burstable address space. This field's 3-bit value can be written			
		directly to the Read Configuration Register bits 0-2 if the device is configured			
		for its maximum w ord w idth. See offset 28h for w ord w idth to determine the			
		burst data output width.			
(P+20)h	1	Synchronous mode read capability configuration 2	12A:	02	8
(P+21)h	1	Synchronous mode read capability configuration 3	12B:	03	16
(P+22)h	1	Synchronous mode read capability configuration 4	12C:	07	Cont

Table 37: Burst Read Information

Table 38: Partition and Erase Block Region Information

Offset ⁽¹⁾			See	table b	elow
P = 1	0Ah	Description		Addı	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
		Number of device hardw are-partition regions within the device. x = 0: a single hardw are partition device (no fields follow). x specifies the number of device partition regions containing	1	12D:	12D:
(P+23)h	(P+23)h	one or more contiguous erase block regions.			

Offset ⁽¹⁾			See	table below		
P = 1	l0Ah	Description		Add	ress	
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор	
(P+24)h	(P+24)h	Data size of this Parition Region Information field	2	12E:	12E	
(P+25)h	(P+25)h	(# addressable locations, including this field)		12F	12F	
(P+26)h	(P+26)h	Number of identical partitions within the partition region	2	130:	130:	
(P+27)h	(P+27)h			131:	131:	
(P+28)h	(P+28)h	Number of program or erase operations allow ed in a partition bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	132:	132:	
(P+29)h	(P+29)h	Simultaneous program or erase operations allow ed in other partitions while a partition in this region is in Program mode bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	133:	133:	
(P+2A)h	(P+2A)h	Simultaneous program or erase operations allow ed in other partitions while a partition in this region is in Erase mode bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	134:	134:	
(P+2B)h	(P+2B)h	Types of erase block regions in this Partition Region. x = 0 = no erase blocking; the Partition Region erases in bulk x = number of erase block regions w / contiguous same-size erase blocks. Symmetrically blocked partitions have one blocking region. Partition size = (Type 1 blocks)x(Type 1 block sizes) + (Type 2 blocks)x(Type 2 block sizes) ++ (Type n blocks)x(Type n block sizes)	1	135:	135:	

Table 39: Partition Region 1 Information (Sheet 1 of 2)

Datasheet 68

Offs	et ⁽¹⁾		See	table b	elow
P = 1	l0Ah	Description		Add	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
(P+2C)h	(P+2C)h	Partition Region 1 Erase Block Type 1 Information	4	136:	136:
(P+2D)h	(P+2D)h	bits $0-15 = y$, $y+1 = #$ identical-size erase blks in a partition		137:	137:
(P+2E)h	(P+2E)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		138:	138:
(P+2F)h	(P+2F)h			139:	139:
(P+30)h	(P+30)h	Partition 1 (Erase Block Type 1)	2	13A:	13A:
(P+31)h	(P+31)h	Block erase cycles x 1000		13B:	13B:
(P+32)h	(P+32)h	Partition 1 (erase block Type 1) bits per cell; internal EDAC	1	13C:	13C:
		bits $0-3 =$ bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no) bits 5–7 = reserve for future use			
				100	105
(P+33)h	(P+33)h	Partition 1 (erase block Type 1) page mode and synchronous mode capabilities defined in Table 10.	1	13D:	13D:
		bit 0 = page-mode host reads permitted (1=yes, 0=no)			
		bit 0 = page-indue lost reads permitted (1=yes, 0=io) bit 1 = synchronous host reads permitted (1=yes, 0=io)			
		bit 2 = synchronous host w rites permitted (1=yes, 0=no)			
		bits $3-7$ = reserved for future use			
		Partition Region 1 (Erase Block Type 1) Programming Region Information	6		
(P+34)h	(P+34)h	bits $0-7 = x$, $2^x = Programming Region aligned size (bytes)$	Ű	13E:	13E:
(P+35)h	(P+35)h	bits $8-14 = \text{Reserved}$; bit 15 = Legacy flash operation (ignore 0:7)		13F:	13F:
(P+36)h	(P+36)h	bits $16-23 = y = Control Mode valid size in bytes$		140:	140:
(P+37)h	(P+37)h	bits $24-31 = \text{Reserved}$		141:	141:
(P+38)h	(P+38)h	bits $32-39 = z = Control Mode invalid size in bytes$		142:	142:
(P+39)h	(P+39)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:3	32)	143:	143:
(P+3A)h	(P+3A)h		4	144:	144:
(P+3B)h	(P+3B)h	bits $0-15 = y, y+1 = #$ identical-size erase blks in a partition	-	145:	145:
(P+3C)h	(P+3C)h	bits $16-31 = z$, region erase block(s) size are z x 256 bytes		146:	146:
(P+3D)h	(P+3D)h			147:	147:
(P+3E)h	(P+3E)h	Partition 1 (Erase Block Type 2)	2	148:	148:
(P+3F)h	(P+3F)h	Block erase cycles x 1000		149:	149:
(P+40)h	(P+40)h	Partition 1 (erase block Type 2) bits per cell; internal EDAC	1	14A:	14A:
		bits $0-3 =$ bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no)			
		bits 5–7 = reserve for future use			
(P+41)h	(P+41)h	Partition 1 (erase block Type 2) page mode and synchronous mode capabilities	1	14B:	14B:
		defined in Table 10.			
		bit 0 = page-mode host reads permitted (1=yes, 0=no) bit 1 = synchronous host reads permitted (1=yes, 0=no)			
		bit 2 = synchronous host w rites permitte			
		Partition Region 1 (Erase Block Type 2) Programming Region Information	6		
(P+42)h	(P+42)h	bits $0-7 = x$, $2^x = Programming Region aligned size (bytes)$		14C:	14C:
(P+43)h	(P+43)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		14D:	14D:
(P+44)h	(P+44)h	bits 16–23 = y = Control Mode valid size in bytes		14E:	14E:
(P+45)h	(P+45)h	bits 24-31 = Reserved		14F:	14F:
(P+46)h	(P+46)h	bits 32-39 = z = Control Mode invalid size in bytes		150:	150:
(P+47)h	(P+47)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:3	(2)	151:	151:

Table 40: Partition Region 1 Information (Sheet 2 of 2)

		512-Mbit			1-Gbit		2-Gbit		
Add.	Тор	Bottom	Symm	Тор	Bottom	Symm.	Symm. Upper Die	Symm. Lower Die	
12D:	01	01	01	01	01	01	01	01	
12E:	24	24	14	24	24	14	14	14	
12F:	00	00	00	00	00	00	00	00	
130:	01	01	01	01	01	01	01	01	
131:	00	00	00	00	00	00	00	00	
132:	11	11	11	11	11	11	11	11	
133:	00	00	00	00	00	00	00	00	
134:	00	00	00	00	00	00	00	00	
135:	02	02	01	02	02	01	01	01	
136:	FE	03	FF	FE	03	FF	FF	FF	
137:	01	00	01	03	00	03	03	03	
138:	00	80	00	00	80	00	00	00	
139:	02	00	02	02	00	02	02	02	
13A:	64	64	64	64	64	64	64	64	
13B:	00	00	00	00	00	00	00	00	
13C:	02	02	02	02	02	02	02	02	
13D*:	03	03	03	03	03	03	03	03	
13E:	00	00	00	00	00	00	00	00	
13F:	80	80	80	80	80	80	80	80	
140:	00	00	00	00	00	00	00	00	
141:	00	00	00	00	00	00	00	00	
142:	00	00	00	00	00	00	00	00	
143:	80	80	80	80	80	80	80	80	
144:	03	FE	FF	03	FE	FF	FF	10	
145:	00	01	FF	00	03	FF	FF	C8	
146:	80	00	FF	80	00	FF	FF	00	
147:	00	02	FF	00	02	FF	FF	00	
148:	64	64	FF	64	64	FF	FF	10	
149:	00	00	FF	00	00	FF	FF	FF	
14A:	02	02	FF	02	02	FF	FF	FF	
14B:	03	03	FF	03	03	FF	FF	FF	
14C:	00	00	FF	00	00	FF	FF	FF	
14D:	80	80	FF	80	80	FF	FF	FF	
14E:	00	00	FF	00	00	FF	FF	FF	

 Table 41:
 Partition and Erase Block Region Information



	512-Mbit				1-Gbit	2-Gbit		
Add.	Тор	Bottom	Symm	Тор	Bottom	Symm.	Symm. Upper Die	Symm. Lower Die
14F:	00	00	FF	00	00	FF	FF	FF
150:	00	00	FF	00	00	FF	FF	FF
151:	80	80	FF	80	80	FF	FF	FF

Table 41: Partition and Erase Block Region Information

Note:

The Value of Address 13Dh is only valid for Easy BGA package device.


Table 42: CFI Link Information (2-Gbit)

Length	Description (Optional Flash features and commands	Add.	Value
4	CFI Link Field bit definitions		
	Bits 0:9 = Address offset (within 32Mbit segment) of referenced CFI table	144:	
	Bits 10:27 = nth 32Mbit segment of referenced CFI table	145:	See
	Bits 28:30 = Memory Type	146:	Table 41, "Partition
	Bit 31 = Another CFI Link field immediately follows	147:	and Erase Block
1	CFI Link Field Quantity Subfield definitions	148:	Region
	Bits 3:0 = Quantity field (n such that n+1 equals quantity)		Information " on
	Bit 4 = Table & die relative location		page 70.
	Bit 5 = Link Field & Table relative location		
	Bits 6:7 = Reserved		

Datasheet 71

A.2 Flowcharts

Figure 30: Word Program Flowchart







Figure 31: Program Suspend/Resume Flowchart

Figure 32: Buffer Program Flowchart









Figure 34: Block Erase Flowchart






Figure 35: Block Lock Operations Flowchart

Datasheet 77




Figure 36: Erase Suspend/Resume Flowchart





Figure 37: OTP Register Programming Flowchart

Figure 38: Status Register Flowchart



Datasheet 80 January 2013 Order Number: 208043-06

A.3 Write State Machine

Show here are the command state transitions (Next State Table) based on incoming commands. Only one partition can be actively programming or erasing at a time. Each partition stays in its last read state (Read Array, Read Device ID, Read CFI or Read Status Register) until a new command changes it. The next WSM state does not depend on the partition's output state.

Note: IS refers to Illegal State in the Next State Tables.

							Coi	mma	nd I	nput	and	Resu	ulting	a Chi	p Ne	xt S	tate	(1)			
Current Chip State		Array Read ⁽³⁾	Word Pgm Setup ^(4,9)	BP Setup ⁽⁸⁾	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	WSM Operation Completes
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	(B0)	(70h)	(50h)	(90h, 98h)	(60h)	(BCh)	(C0h)	(01h)	(2Fh)	(03h, 04h)		other	-
R	Ready	Ready Setup Program Setup Setup Setup								Ready	N/A										
Lock/RCI	R/ECR Setup		R Er	eady ror [l	(Loc Botch	k i])		Ready (Unlock Block)	Ready (Lock Error [Botch])						Ready (Lock Error [Botc h])	Ready (Lock Block)	Ready (Lock down Block)	(Set	N/A	Ready (Lock Error [Botch])	N/A
	Setup		OTP	Busy							С	TP Bus	sy.				•		N/A	OTP Busy	N/A
OTP	Busy	OTP IS in OTP OTP Busy Busy Busy						OTP Busy						State Busy		(OTP Bus	sy	N/A	OTP Busy	Ready
	IS in OTP Busy Setup		OTP	Busy					Word	rogran	n Busy		0	TP Busy	/				N/A	Pgm Busy	N/A
	Busy	Pgm Busy	IS in Pgm Busy	Pgm	Busy	IS in Bu	Pgm sy	Pgm Busy Susp Word Pgm Busy					IS in Word Pgm Busy Word Pgm Busy					Busy	N/A	Pgm Busy	Ready
Word Program	IS in Pgm Busy Suspend	Pgm Susp	IS in Pgm Susp		jm bend	IS in Su	Pgm sp	Pgm Busy Pgm Susp Clear) Pgm Susp Clear)					Illegal	State i Suspen	ate in Pgm Word Program pend Suspend				N/A	Word Pgm Susp	N/A
	IS in Pgm Suspend									We	ord Pro	gram S	uspend	ł							
	EFI Setup										Sub-tu	nction S	setup								
	Sub-function Setup									9	Sub-op	code L	oad 1								
	Sub-op-code Load 1						Su	ub-func	tion Lo	ad 2 if	word c	ount >(0, else	Sub-fu	nction (confirm	ı				N/A
	Sub-function Load 2	Sub-function Confirm if data load in program buffer is complete, ELSE Sub-function Load 2																			
EFI	Sub-function Confirm			dy (Err	or [Bot	ch])		S-fn Busy		1				Read	ly (Erro	r [Boto	:h])				
	Sub-function Busy	S-fn Busy	IS in S-fn Busy	S-fn	Busy	Illegal in S-fr	State Busy	S-fn Busy	S-fn Susp	s	-fn Bus	у	IS in	n S-fn I	Busy	S	5-fn Bus	sy		S-fn Busy	Ready
	IS in Sub- function Busy										Sub-fu	nction	Busy								
	Sub-function Susp	S-fn Susp	IS in S-fn Susp	Sub-fu	Inction	Illegal in S-fr	State Busy	S-fn Busy		fn bend	S-fn Susp (Er bits clear)	S-fn Susp	IS ir	n S-fn S	Susp	S-f	'n Susp	end	N/A	S-fn Susp	N/A
	IS in S-fn Susp									c	ub-fund	tion Si	ispond								7

Table 43: Next State Table for P3x-65nm (Sheet 1 of 3)

							Col	mma	nd I	nput	and	Resu	ulting	g Chi	p Ne	ext S	tate	1)			
Current	Array Read ⁽³⁾	Word Pgm Setup ^(4,9)	BP Setup ⁽⁸⁾	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	WSM Operation Completes	
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	(B0)	(70h)	(50h)	(90h, 98h)	(60h)	(BCh)	(C0h)	(01h)	(2Fh)	(03h, 04h)		other	>
	Setup BP Load 1 ⁽⁸⁾								BP Lo	ad 2 if	BP word c	Load 1	l D. else	BP con	firm						
	BP Load 2 ⁽⁸⁾				BP	Confirn	n if data	a load i											Ready (Error [Botc h])	BP Confirm if data load in program buffer is complete, else BP load 2	N/A
Buffer	BP Confirm			dy (Err	or [Bot	ch])		BP Busy						Read	ly (Erro	r [Boto	:h])				
Pgm (BP)	BP Busy IS in BP Busy	BP Busy	IS in BP Busy	BP E	Busy	Illegal in BP	State Busy	BP Busy	BP Susp		BP Busy	/ P Busy	IS	in BP B	usy		BP Bus	у		BP Busy	Ready
	BP Susp	BP Susp Susp				Illegal in BP	State Busy	BP Busy	BP Su	spend	BP Susp (Er bits clear)	BP Susp	IS	in BP S	usp	BI	9 Suspe	end	N/A	BP Susp	N/A
-	IS in BP Susp										BP	Suspen	nd								
	Setup			dy (Err	or [Bot	ch])		Erase Busy		-		Rea	dy (Err	or [Bot	ch])	-			N/A	Ready (Err Botch0])	
	Busy	Erase Busy					Erase Isy	Erase Busy	Erase Susp	Er	ase Bu	sy ise Bus		I Erase	Busy	Erase Busy			N/A	Ers Busy	N/A
Erase	IS in Erase Busy Suspend	Erase Susp	Word Pgm Setup in Erase Susp	BP Setup in Erase Susp	EFI Setup in Erase Susp	IS in Erase Suspend Busy			Erase Susp Suspend Cer Susp clear				Lock/ RCR/ ECR Setup in Erase Susp	Erase Susp	IS in Erase Susp	Erase Erase Suspend			N/A	Erase Susp	Ready N/A
	IS in Erase Susp							Word	Dam bu	ov in F		e Suspe	nd						1		N/A
	Setup Busy	Word Pgm busy in Erase Susp	IS in Pgm busy in Ers Susp	Word bus Erase	y ín	Pgm b	Word usy in Susp	Word Pgm busy in Erase Susp	Word Pgm Susp in Ers Susp	Word	Pgm b ase Su	usy in		n Word ' in Ers			Pgm b rase Su		N/A		Erase Susp
Word	Illegal state(IS) in Pgm busy in							Wo	ord Pgm	n busy	in Erase	e Suspe	end							Word Pgm Busy in Ers Suspend	IS in Ers
Pgm in Erase Suspend	Erase Suspend	Word Pgm susp in Ers susp	iS in pgm susp in Ers Susp	Word susp su	Pgm in Ers sp	iS in susp Su	pgm in Ers Isp	Word Pgm busy in Erase Susp	Word Pgm susp in Ers susp	n Pgm Susp Pgm iS in Word Pg p susp Susp Susp in Ers S											Susp N/A
	Illegal State in Word Program Suspend in Erase Suspend									Word P	gm bus	y in Era	ase Sus	spend					•		
	Setup BP Load 1 ⁽⁸⁾						,	PD Loc-	12105		oad 1 i					onfirm					
	BP Load 2 ⁽⁸⁾	E	3P Conf	irming	Erase \$	Suspen		BP Loac									Suspen	d	Ers Susp (Error [Botc h])	BP Confirm in Erase Suspend when count=0, ELSE BP load 2	N/A
	BP Confirm			spend (Error [BotchBl	P])	DD		1			Er	ase Su	sp (Err	or [Bot	ch BP])			1	
BP in Erase Suspend	BP Busy	BP Busy in Ers Susp	IS in BP Busy in Ers Susp	BP Bu Erase	usy in Susp	in BP E	State Susy in Susp	BP Busy in Ers Susp	BP Susp in Ers Susp	BP Bu	sy in Er	s Susp	IS ir Eras	n BP Bu se Susp	sy in end	BP Bu	sy in Er	rs Susp	N/A	BP Busy in Ers Susp	Erase Susp
	IS in BP Busy									BP	Busy in	Erase	Susper	nd							IS in Ers Susp
	BP Susp	BP Susp in Ers Susp	IS in BP Susp in Ers Susp	BP Su in Ei Susp	ráse	in BP E	State Busy in Susp	BP Busy in Ers Susp	BP Su Ers S	Susp	BP Susp in Ers Susp (Er bits clear)	BP Susp in Ers Susp	Eras	n BP Bu se Susp	sy in bend	BP Su	sp in Ei	's Susp	N/A	BP Susp in Ers Susp	Susp N/A
	IS in BP Suspend									Bh Si	ispend	in Éras	e Susp	end							

 Table 43:
 Next State Table for P3x-65nm (Sheet 2 of 3)

							Со	mma	nd I	nput	and	Res	ulting	g Chi	p Ne	xt S	tate ⁽	1)			
Current Chip State		Array Read ⁽³⁾	Word Pgm Setup ^(4,9)	BP Setup ⁽⁸⁾	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	WSM Operation Completes
	EFI Setup	(FFh)	$ (FFh) \left(40h) \left(E8h \right) \left(E8h \right) \left(20h \right) \left(80h \right) \left(D0h \right) \left(80 \right) \left(70h \right) \left(50h \right) \left(70h \right) \left(60h \right) \left(80h \right) \left(00h \right) \left(2Fh \right) \left(01h \right) \left(2Fh \right) $											>							
-	Sub-function Setup		Sub-function Setup in Erase Suspend Sub-op-code Load 1 in Erase Suspend																		
	Sub-op-code Load 1	Sub-function Load 2 in Erase Suspend if word count >0, else Sub-function confirm in Erase Suspend																			
	Sub-function Load 2	Sub-function Confirm in Erase Suspend if data load in program buffer is complete, ELSE Sub-function Load 2 [Bot] [Bot] [Bot] [Sub-function Load 2 [Bot] [Bot												Sub-function Confirm if data load in program buffer is complete, ELSE Sub-function Load 2	N/A						
EFI in	Sub-function Confirm	E		uspend	(Error	[Botch])	S-fn					Er	ase Su	spend ((Error [Botch]))		-	
Erase Suspend	Sub-function Busy	S-fn Busy in Ers Susp	IS in S-fn Busy in Ers Susp	S-fn B Ers Su	usy in Ispend	Illegal in S-fr in Ers	Busy	Busy in Ers Susp	S-fn Susp in Ers Susp	S-fn	Busy ir Susp	n Ers	IS in	S-fn Bu Ers Susj	usy in p	S-fn	Busy i Susp	n Ers	N/A	S-fn Busy in Ers Susp	Erase Susp
	IS in Sub- function Busy									Sub-f	unction	Busy i	in Ers S	Susp							IS in Ers Susp
	Sub-function Susp	S-fn Susp in Ers Susp	IS in S-fn Susp in Ers Susp	S- Suspe Ers S	fn end in Susp	Illegal in S-fn in Ers	Busy	S-fn Busy in Ers Susp	S- Suspe Ers S	end in	S-fn Susp in Ers Susp (Er bits clear)	S-fn Susp in Ers Susp	IS in	S-fn Su Ers Sus	usp in p	S-fn S	uspend Susp	in Ers	N/A	S-fn Susp in Ers Susp	N/A
	IS in Phase-1 Susp	Sub-Function Suspend in Erase Suspend																			
EFA Bloc	R/ECR/Lock ck Setup in Suspend	Erase Suspend (Lock Error [Botch]) Ers Susp (Lock Error [Botch]) Ers Susp (Lock Error [Botch]) Ers Susp (Lock Error [Botch]) Ers Susp (Error [Botch]) Block State [Botch] Block Error [Botch] Ers Susp (Lock Error [Botch]) Ers Susp (Error [Botch]) E									N/A										
	Setup	Busy Ready (Lifer [botch]) [Botch								Ready (Error [Botch])	N/A										
Blank Check	Blank Check Busy	BC BC BC BC BUSY BUSY BUSY							Blank Check Busy IS in BC Busy BC Busy N/A								BC Busy	Ready			
	IS in Blank Check Busy	k BP Busy																			
BEFP	Setup		Rea	dy (Err	or [Bot	ch])		BEFP Load Data						Read	y (Erro	r [Boto	h])				N/A
	BEFP Busy	BEFP I	Program	m and V	/erify B	usy (if l	Block A	ddress	given i treated	matche 1 as da	s addre ta. (7)	ess give	en on B	EFP Se	tup con	nmand). Comi	mands	Ready	BEFP Busy	Ready

Table 43: Next State Table for P3x-65nm (Sheet 3 of 3)

				Со	mma	nd I	nput	to C	hip :	and	Resu	ılting	j Out	put	мих	Nex	t Sta	ate ⁽¹⁾	;	
Current Chip State	(the second seco	(40F) Word Pgm Setup (4,9)	BP Setup ⁽⁸⁾	EFI Command Setup	Erase Setup ⁽	BEFP Setup ⁽⁶⁾	Confir	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	(d) (1) (1)	(2) Lock-down Blk Confirm	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	WSM Operation Completes
BEFPSetup,	<i>i</i>)		()	()		()		/	、. <u>.</u>	()	98h)	()		()	()	、 <u> </u>	U4h)	L		
BEFP Pgm & Verify Busy, Erase Setup, OTP Setup, BP Setup, Load 1, Load 2 BP Setup, Load1, Load 2 - in Erase Susp. BP Confirm EFI Sub-function Confirm WordPgmSetup, Word Pgm Setup in Erase Susp, BP Confirm in Erase Suspend, EFI S-fn Confirm in Ers Susp, Blank Check Setup, Blank Check Busy Lock/RCR/ECR Setup,		Status Read											not Change							
Lock/RCR/ECR Setup in Erase Susp							Sta	atus	Re	ad							Array Read			s Di
EFI S-fn Setup, Ld 1, Ld 2 EFI S-fn Setup, Ld1, Ld 2 - in Erase Susp.					1		Ou	utpu	ut M	UX	will	not	cha	nge	0			•		X does
BP Busy BP Busy in Erase Suspend EFI Sub-function Busy EFI Sub-fn Busy in Ers Susp Word Program Busy, Word Pgm Busy in Erase Suspend, OTP Busy Erase Busy	Read Status Read Status Read Status Read Status Read Status Read Array Read Status Read Read Status Read Read Status Read Status Read Read										Output MUX									
Ready, Word Pgm Suspend, BP Suspend, Phase-1 BP Suspend, Erase Suspend, BP Suspend in Erase Suspend Phase-1 BP Susp in Ers Susp	Array Read			Output MUX doesn't Change	Rea	au	Outpr		Status	Array	ID/Query Read							Chan	ye	

Table 44: Output Next State Table for P3x-65nm

Notes:

IS refers to Illegal State in the Next State Table. 1

"Illegal commands" include commands outside of the allowed command set. 2.

3.

- "Illegal commands" include commands outside of the allowed command set. The device defaults to "Read Array" on powerup. If a "Read Array" is attempted when the device is busy, the result will be "garbage" data (we should not tell the user that it will actually be Status Register data). The key point is that the output mux will be pointing to the "array", but garbage data will be output. "Read ID" and "Read Query" commands do the exact same thing in the device. The ID and Query data are located at different locations in the address map. The Clear Status command only clears the error bits in the status register if the device is not in the following modes: 1. WSM running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP modes) 2. Suspend states (Erase Suspend, Pgm Suspend, Pgm Suspend In Erase Suspend). BEFP writes are only allowed when the status register bit #0 = 0 or else the data is ignored. 4.
- 5
- 6.
- BEFP writes are only allowed when the status register bit #0 = 0 or else the data is ignored. Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register and Blank Check) perform the 7
- operation and then move to the Ready State. Buffered programming will botch when a different block address (as compared to the address given on the first data write cycle) is written during the BP Load1 and BP Load2 states. 8.
- All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will 9. not be parsed separately. (I.e. If an erase set-up command is issued followed by a DOh command, the DOh command will not resume the program operation. Issuing the erase set-up places the CUI in an "illegal state". A subsequent command will clear the "illegal state", but the command will be otherwise ignored.

Appendix B Conventions - Additional Documentation

B.1 Acronyms

BEFP :	Buffer Enhanced Factory Programming
CUI :	Command User Interface
MLC :	Multi-Level Cell
OTP :	One-Time Programmable
PLR :	one-time programmable Lock Register
PR :	one-time programmable Register
RCR :	Read Configuration Register
RFU :	Reserved for Future Use
SR :	Status Register
SRD :	Status Register Data
WSM :	Write State Machine

B.2 Definitions and Terms

VCC :	Signal or voltage connection
V _{CC} :	Signal or voltage level
h :	Hexadecimal number suffix
Ob :	Binary number prefix
0x :	exadecimal number prefix
SR.4 :	Denotes an individual register bit.
A[15:0] :	Denotes a group of similarly named signals, such as address or data bus.
A5 :	Denotes one element of a signal group membership, such as an individual address bit.
Bit :	Single Binary unit
Byte :	Eight bits
Word :	Two bytes, or sixteen bits
Kbit :	1024 bits
KByte :	1024 bytes
KWord :	1024 words
Mbit :	1,048,576 bits
MByte :	1,048,576 bytes
MWord :	1,048,576 words
κ:	1,000
M :	1,000,000
Block :	A group of bits, bytes, or words within the flash memory array that erase simultaneously.
Array block :	An array block that is usually used to store code and/or data.

Datasheet 85

Appendix C Revision History

Date	Revision	Description
Jan 2008	01	Initial release
Aug 2009	02	Add Top/Bottom device information such as memory map, device ID, CFI, ordering information etc. Add 40Mhz specification for TSOP package. Add a Note to clarify the SR output after E8 command in Section 8.2, "Buffered Programming" on page 24. Align flowchart of Program/Erase Suspend as same as 130nm. Align flowchart of block locking operation as same as 130nm. Add note 7 to flowchart of Buffer program. Update Ordering Information. Update RCR.7 in Section 13, "Read Configuration Register Description" on page 35.
Nov 2009	03	Add 2-Gbit density related information such as memory map, CFI, ordering information, 2G DC current spec, capacitance, dual-die configuration and Device ID note etc. Update suspend latency spec.
Feb 2010	04	Update on TSOP package with VCCQ and Temp . Update the erase and program performance. Ordering information with Device feature digit. CFI update aligned with performance update.
Apr 2010	05	Update the ADV# signal connection for TSOP package. Add comments for synchronous page mode and synchronous mode read. Burst latency count update BEFP setup time update from 5 to 20. Update 2-Gbit Tacc time 95ns.
January 2013	06	Corrected tCHQV from 22ns to 17ns.