## MC100LVEL31

### 3.3 V ECL D Flip-Flop with Set and Reset

## Description

The MC100LVEL31 is a D flip-flop with set and reset. The device is functionally equivalent to the EL31 device but operates from a 3.3 V supply. With propagation delays and output transition times essentially equivalent to the EL31, the LVEL31 is ideally suited for those applications which require the ultimate in AC performance at low power supply voltages.

Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock.

## Features

- 475 ps Typical Propagation Delay
- 2.9 GHz Toggle Frequency
- ESD Protection:
- > 4 kV Human Body Model
- > 200 V Machine Model
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.8 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
with $\mathrm{V}_{\mathrm{EE}}=-3.0 \mathrm{~V}$ to -3.8 V
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity:
- Level 1 for SOIC-8
- Level 3 for TSSOP-8
- For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in,

Oxygen Index: 28 to 34

- Transistor Count $=121$ Devices
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free and are RoHS Compliant

ON Semiconductor ${ }^{\text {® }}$
www.onsemi.com


MARKING DIAGRAMS*


A = Assembly Location
L = Wafer Lot
$Y=$ Year
W = Work Week
M = Date Code

- = Pb-Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shippingt |
| :--- | :---: | :---: |
| MC100LVEL31DG | SOIC-8 NB <br> (Pb-Free) | 98 Units / Tube |
| MC100LVEL31DR2G | SOIC-8 NB <br> (Pb-Free) | 2500 Tape \& Reel |
| MC100LVEL31DTG | TSSOP-8 <br> (Pb-Free) | 100 Units / Tube |
| MC100LVEL31DTR2G | TSSOP-8 <br> (Pb-Free) | 2500 Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Figure 1. Logic Diagram and Pinout Assignment

Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
| :--- | :--- |
| CLK | ECL Clock Input |
| Q, $\bar{Q}$ | ECL Differential Data Outputs |
| D | ECL Data Input |
| R | ECL Reset Input |
| S | ECL Set Input |
| $V_{\text {CC }}$ | Positive Supply |
| $V_{\text {EE }}$ | Negative Supply |

Table 2. TRUTH TABLE

| D | S | R | CLK | Q | Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | Z | L | H |
| H | L | L | Z | H | L |
| X | H | L | X | H | L |
| X | L | H | X | L | H |
| X | H | H | X | Undef | Undef |

Z = LOW to HIGH Transition
X = Don't Care

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 8 to 0 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | NECL Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -8 to 0 | V |
| $\mathrm{V}_{1}$ | PECL Mode Input Voltage NECL Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{gathered} 6 \text { to } 0 \\ -6 \text { to } 0 \end{gathered}$ | V |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | mA |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{J A}$ | Thermal Resistance (Junction-to-Ambient) | 0 Ifpm 500 Ifpm | SOIC-8 NB SOIC-8 NB | $\begin{aligned} & 190 \\ & 130 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | SOIC-8 NB | 41 to $44 \pm 5 \%$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{J A}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{aligned} & 0 \text { Ifpm } \\ & 500 \text { lfpm } \end{aligned}$ | $\begin{aligned} & \text { TSSOP-8 } \\ & \text { TSSOP-8 } \end{aligned}$ | $\begin{aligned} & 185 \\ & 140 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | TSSOP-8 | 41 to $44 \pm 5 \%$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder (Pb-Free) | <2 to $3 \mathrm{sec} @ 260^{\circ} \mathrm{C}$ |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. LVPECL DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}\right.$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 30 | 35 |  | 30 | 35 |  | 32 | 38 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 2215 | 2295 | 2420 | 2275 | 2345 | 2420 | 2275 | 2345 | 2420 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 1470 | 1605 | 1745 | 1490 | 1595 | 1680 | 1490 | 1595 | 1680 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2135 |  | 2420 | 2135 |  | 2420 | 2135 |  | 2420 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 1490 |  | 1825 | 1490 |  | 1825 | 1490 |  | 1825 | mV |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $V_{C C}$. $V_{E E}$ can vary $\pm 0.3 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 5. LVNECL DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-3.3 \mathrm{~V}\right.$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 30 | 35 |  | 30 | 35 |  | 32 | 38 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | -1085 | -1005 | -880 | -1025 | -955 | -880 | -1025 | -955 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | -1830 | -1695 | -1555 | -1810 | -1705 | -1620 | -1810 | -1705 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | -1165 |  | -880 | -1165 |  | -880 | -1165 |  | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | -1810 |  | -1475 | -1810 |  | -1475 | -1810 |  | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\text {EE }}$ can vary $\pm 0.3 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 6. AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}\right.$ or $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V} ; \mathrm{V}_{E E}=-3.3 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | -40 ${ }^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Toggle Frequency | 2.7 |  |  | 2.9 |  |  | 2.9 |  |  | GHz |
| $\begin{aligned} & \hline t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay  <br> to Output CLK <br>  S, R | $\begin{aligned} & 365 \\ & 385 \end{aligned}$ | $\begin{aligned} & 465 \\ & 475 \end{aligned}$ | $\begin{aligned} & 580 \\ & 620 \end{aligned}$ | $\begin{aligned} & 375 \\ & 395 \end{aligned}$ | $\begin{aligned} & 475 \\ & 485 \end{aligned}$ | $\begin{aligned} & 590 \\ & 630 \end{aligned}$ | $\begin{aligned} & 415 \\ & 435 \end{aligned}$ | $\begin{aligned} & 530 \\ & 525 \end{aligned}$ | $\begin{aligned} & 630 \\ & 670 \end{aligned}$ | ps |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}} \\ & \mathrm{t}_{\mathrm{H}} \end{aligned}$ | Setup Time Hold Time | $\begin{aligned} & 150 \\ & 250 \end{aligned}$ | $\begin{gathered} 0 \\ 100 \end{gathered}$ |  | $\begin{aligned} & 150 \\ & 250 \end{aligned}$ | $\begin{gathered} 0 \\ 100 \end{gathered}$ |  | $\begin{aligned} & 150 \\ & 250 \end{aligned}$ | $\begin{gathered} 0 \\ 100 \end{gathered}$ |  | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Set/Reset Recovery | 400 | 200 |  | 400 | 200 |  | 400 | 200 |  | ps |
| $\mathrm{t}_{\text {JITTER }}$ | Cycle-to-Cycle Jitter |  | TBD |  |  | TBD |  |  | TBD |  | ps |
| $t_{\text {PW }}$ | Minimum Pulse Width CLK <br> Set, Reset | $\begin{aligned} & 340 \\ & 600 \end{aligned}$ |  |  | $\begin{aligned} & 340 \\ & 600 \end{aligned}$ |  |  | $\begin{aligned} & 340 \\ & 600 \end{aligned}$ |  |  | ps |
| $\mathrm{t}_{\mathrm{r}}$ $\mathrm{t}_{\mathrm{f}}$ | Output Rise / Fall Times Q (20\%-80\%) | 120 | 220 | 320 | 120 | 220 | 320 | 120 | 220 | 320 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. $V_{E E}$ can vary $\pm 0.3 \mathrm{~V}$.


Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices)

Resource Reference of Application Notes
AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V)
AN1503/D - ECLinPS $^{\text {M }}$ I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family $^{\text {AN1568/D }}-$ Interfacing Between LVDS and ECL
AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
DATE 16 FEB 2011


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
7. 751-01 THRU 751-06 AR
STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
|  | 4.80 | 5.00 | 0.189 | 0.197 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.053 | 0.069 |  |  |
| D | 0.33 | 0.51 | 0.013 | 0.020 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| H | 0.10 | 0.25 | 0.004 | 0.010 |  |  |
| J | 0.19 | 0.25 | 0.007 | 0.010 |  |  |
| K | 0.40 | 1.27 | 0.016 | 0.050 |  |  |
| M | 0 | $\circ$ | $8{ }^{\circ}$ | $0{ }^{\circ}$ |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |  |  |
| $\mathbf{S}$ | 5.80 | 6.20 | 0.228 | 0.244 |  |  |

## GENERIC

MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " $G$ " or microdot " r ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $N / C$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
7. COLLECTOR, \#1

STYLE 2:
PIN 1. COLLECTOR,
2. COLLECTOR, \#1
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14:
PIN 1. N-SOURCE
2. N-GATE

P-SOURCE
P-GATE
5. P-DRAIN
6. P-DRAIN
7. N -DRAIN
8. N -DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
3. ENABLE
4. ILIMIT

SOURCE
SOURCE
SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
3. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
2. DRAIN, DIE
2. DRAIN, \#1
2. DRAIN, \#
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 24
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBUULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.

TSSOP 8

## CASE 948R-02

ISSUE A
DATE 04/07/2000

## SCALE 2:1


notes:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PROTRUSI
PER SIDE
5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 2.90 | 3.10 | 0.114 | 0.122 |  |  |
| B | 2.90 | 3.10 | 0.114 | 0.122 |  |  |
| C | 0.80 | 1.10 | 0.031 | 0.043 |  |  |
| D | 0.05 | 0.15 | 0.002 | 0.006 |  |  |
| F | 0.40 | 0.70 | 0.016 | 0.028 |  |  |
| G | 0.65 BSC |  | 0.026 BSC |  |  |  |
| K | 0.25 |  | 0.40 | 0.010 |  | 0.016 |
| L | 4.90 BSC |  | 0.193 BSC |  |  |  |
| M | $0^{\circ}$ |  | $6^{\circ}$ | $0^{\circ}$ |  | $6^{\circ}$ |


| DOCUMENT NUMBER: | 98AONO0236D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP 8 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and $O N$ are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. Typical parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and (ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

