ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

N-channel TrenchPLUS logic level FET

Rev. 02 — 16 February 2009

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. The devices include TrenchPLUS diodes for ElectroStatic Discharge (ESD) protection and temperature sensing. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

- Allows responsive temperature monitoring due to integrated temperature sensor
- Q101 compliant

1.3 Applications

- 12 V and 24 V high power motor drives
- Automotive and general purpose power switching

1.4 Quick reference data

- Electrostatically robust due to integrated protection diodes
- Low conduction losses due to low on-state resistance
- Electrical Power Assisted Steering (EPAS)
- Protected drive for lamps

Table 1.	Quick reference						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	-	55	V
I _D	drain current	$V_{GS} = 5 \text{ V}; T_{mb} = 25 \text{ °C}; \text{ see } \frac{\text{Figure 2}}{2} \text{ and } \frac{3}{2}$	[1]	-	-	140	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>		-	-	272	W
Tj	junction temperature			-55	-	175	°C
Static ch	naracteristics						
R_{DSon}	drain-source on-state	V_{GS} = 4.5 V; I _D = 50 A; T _j = 25 °C		-	6	7.7	mΩ
	resistance	$V_{GS} = 10 \text{ V}; \text{ I}_{D} = 50 \text{ A}; \text{ T}_{j} = 25 \text{ °C}$		-	5.2	6.2	mΩ
		$V_{GS} = 5 \text{ V}; \text{ I}_D = 50 \text{ A}; \text{ T}_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 7}}{\text{Figure 7}} \text{ and } \frac{8}{3}$		-	5.8	7	mΩ
$S_{F(TSD)}$	temperature sense diode temperature coefficient	I _F = 250 μA; T _j > -55 °C; T _j < 175 °C		-1.4	-1.54	-1.68	mV/K
V _{F(TSD)}	temperature sense diode forward voltage	I _F = 250 μA; T _j = 25 °C		648	658	668	mV

[1] Current is limited by power dissipation chip rating.



N-channel TrenchPLUS logic level FET

2. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		
2	А	anode	mb	
3	D	drain		G C IEA
4	К	cathode	i i	(☆ 〒 平)
5	S	source		
mb	D	mounting base; connected to drain	□□ □□ 1 2 4 5 SOT426 (D2PAK)	SK mbl317

3. Ordering information

Table 3. Ordering information						
Type number	Package					
	Name	Description	Version			
BUK9107-55ATE	D2PAK	plastic single-ended surface-mounted package (D2PAK); 5 leads (one lead cropped)	SOT426			

N-channel TrenchPLUS logic level FET

Limiting values 4.

Table 4. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	55	V
V _{GS}	gate-source voltage		[1]	-15	15	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 5 V; see <u>Figure 2</u> ;	[2]	-	140	А
		see Figure 3	[3]	-	75	А
		T_{mb} = 100 °C; V_{GS} = 5 V; see <u>Figure 2</u>	[3]	-	75	А
I _{DM}	peak drain current	T_{mb} = 25 °C; $t_p \le 10 \ \mu$ s; pulsed; see <u>Figure 3</u>		-	560	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>		-	272	W
I _{GS(CL)}	gate-source clamping	continuous		-	10	mA
	current	pulsed; $t_p = 5 \text{ ms}; \delta = 0.01$		-	50	mA
V _{isol(FET-TSD)}	FET to temperature sense diode isolation voltage			-100	100	V
T _{stg}	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
V _{DGS}	drain-gate voltage			-	55	V
Source-drai	n diode					
I _S	source current	T _{mb} = 25 °C	[2]	-	140	А
			[3]	-	75	А
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	560	А
Clamping						
E _{DS(CL)S}	non-repetitive drain-source clamping energy	I_D = 75 A; V_{DS} ≤ 55 V; V_{GS} = 5 V; R_{GS} = 50 Ω; unclamped; $T_{j(init)}$ = 25 °C		-	500	mJ
Electrostatio	c discharge					
V _{esd}	electrostatic discharge voltage	HBM; C = 100 pF; R = 1.5 k Ω ; pins 1, 3, 5		-	6	kV


[1] bу nping ıy

[2] Current is limited by power dissipation chip rating.

[3] Continuous current is limited by package.

BUK9107-55ATE

N-channel TrenchPLUS logic level FET




BUK9107-55ATE_2

N-channel TrenchPLUS logic level FET

Table 5. **Thermal characteristics** Symbol Parameter Conditions Min Max Unit Тур thermal resistance from mounted on printed-circuit board; K/W 50 R_{th(j-a)} junction to ambient minimum footprint thermal resistance from see Figure 4 0.55 K/W -R_{th(j-mb)} junction to mounting base 03ne76 1 Z _{th(j-mb)} (K/W) δ 0.5





BUK9107-55ATE

N-channel TrenchPLUS logic level FET

6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
V _{(BR)DSS}	drain-source	I_D = 0.25 mA; V_{GS} = 0 V; T_j = 25 °C	55	-	-	V
	breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ °C}$	50	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see Figure 9	1	1.5	2	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ °C};$ see Figure 9	0.5	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C};$ see Figure 9	-	-	2.3	V
I _{DSS}	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.1	10	μA
		$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	250	μA
V _{(BR)GSS}	gate-source breakdown	I _G = -1 mA; -55 °C < T _j < 175 °C	12	15	-	V
	voltage	I _G = 1 mA; -55 °C < T _j < 175 °C	12	15	-	V
I _{GSS}	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 5 \text{ V}; T_j = 25 \text{ °C}$	-	5	1000	nA
		$V_{DS} = 0 \text{ V}; V_{GS} = -5 \text{ V}; T_j = 25 \text{ °C}$	-	5	1000	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 50 \text{ A}; T_j = 25 \text{ °C};$ see <u>Figure 7</u> ; see <u>Figure 8</u>	-	5.8	7	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 50 \text{ A}; T_j = 175 \text{ °C};$ see Figure 7; see Figure 8	-	-	14	mΩ
		V_{GS} = 4.5 V; I _D = 50 A; T _j = 25 °C	-	6	7.7	mΩ
		V_{GS} = 10 V; I _D = 50 A; T _j = 25 °C	-	5.2	6.2	mΩ
V _{F(TSD)}	temperature sense diode forward voltage	I _F = 250 μA; T _j = 25 °C	648	658	668	mV
S _{F(TSD)}	temperature sense diode temperature coefficient	I _F = 250 μA; T _j > -55 °C; T _j < 175 °C	-1.4	-1.54	-1.68	mV/K
V _{F(TSD)hys}	temperature sense diode forward voltage hysteresis	I _F > 125 μΑ; I _F < 250 μΑ; T _j = 25 °C	25	32	50	mV
Dynamic o	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 50 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 5 \text{ V};$	-	108	-	nC
Q _{GS}	gate-source charge	T _j = 25 °C; see <u>Figure 14</u>	-	15	-	nC
Q _{GD}	gate-drain charge		-	47	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz;$	-	5836	-	pF
C _{oss}	output capacitance	$T_j = 25 \text{ °C}; \text{ see } Figure 12$	-	958	-	pF
C _{rss}	reverse transfer capacitance		-	595	-	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 30 \text{ V}; \text{ R}_{L} = 1.2 \Omega; \text{ V}_{GS} = 5 \text{ V};$	-	51	-	ns
t _r	rise time	R _{G(ext)} = 10 Ω; T _j = 25 °C	-	202	-	ns
t _{d(off)}	turn-off delay time		-	341	-	ns
t _f	fall time		-	207	-	ns

BUK9107-55ATE


N-channel TrenchPLUS logic level FET

Table 6.	Characteristics contin	nued				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
L _D	internal drain inductance	from upper edge of drain mounting base to centre of die; $T_j = 25 \text{ °C}$	-	2.5	-	nH
L _S	internal source inductance	from source lead to source bond pad; $T_j = 25 \text{ °C}$	-	7.5	-	nH
Source-d	rain diode					
V_{SD}	source-drain voltage	I _S = 25 A; V _{GS} = 0 V; T _j = 25 °C; see <u>Figure 17</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = -10 \text{ V};$	-	85	-	ns
Qr	recovered charge	V _{DS} = 30 V; T _j = 25 °C	-	250	-	nC

BUK9107-55ATE_2

BUK9107-55ATE


N-channel TrenchPLUS logic level FET



Downloaded from Arrow.com.


BUK9107-55ATE

N-channel TrenchPLUS logic level FET




BUK9107-55ATE

N-channel TrenchPLUS logic level FET



BUK9107-55ATE

N-channel TrenchPLUS logic level FET



Product data sheet

11 of 15

7. Package outline




Fig 18. Package outline SOT426 (D2PAK)

BUK9107-55ATE_2

N-channel TrenchPLUS logic level FET

8. Revision history

у			
Release date	Data sheet status	Change notice	Supersedes
20090216	Product data sheet	-	BUK9107_9907_55ATE-01
		redesigned to comply	y with the new identity
 Legal texts 	have been adapted to the	new company name w	here appropriate.
 Type number 	er BUK9107-55ATE separa	ted from data sheet B	UK9107_9907_55ATE-01.
20020207	Product data sheet	-	-
	Release date 20090216 • The format guidelines c • Legal texts • Type numbe	Release date Data sheet status 20090216 Product data sheet • The format of this data sheet has been guidelines of NXP Semiconductors. • Legal texts have been adapted to the r • Type number BUK9107-55ATE separate	Release date Data sheet status Change notice 20090216 Product data sheet - • The format of this data sheet has been redesigned to comply guidelines of NXP Semiconductors. - • Legal texts have been adapted to the new company name w • Type number BUK9107-55ATE separated from data sheet B

N-channel TrenchPLUS logic level FET

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. **Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

N-channel TrenchPLUS logic level FET

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline12
8	Revision history13
9	Legal information14
9.1	Data sheet status14
9.2	Definitions14
9.3	Disclaimers
9.4	Trademarks14
10	Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: Rev. 02 — 16 February 2009 Document identifier: BUK9107-55ATE_2

