


## ST25DV02K-W1 ST25DV02K-W2

# Dynamic NFC/RFID tag IC with 2-Kbit EEPROM with up to 2x pulse width modulation outputs

Datasheet - production data

www.st.com



### **Features**

#### Pulse width modulation outputs

- · Up to 2x independent outputs
  - 1x PWM output with ST25DV02K-W1
  - 2x PWM outputs with ST25DV02K-W2
- From 488 Hz to 31250 Hz
- 62.5 ns pulse width resolution:
  - from 15-bit resolution at 488 Hz
  - to 9-bit resolution at 31.25 kHz
- Accuracy: ±10% over temperature range
- No need for external oscillator
- Supply voltage from 1.8 V to 5.5 V, independent from contactless interface
- · Independent push-pull outputs
  - Up to 4 mA drive capability per output
  - Adjustable output drive for low power and low noise application
- Live update of PWM parameters controlled by contactless interface

#### Contactless interface

- Based on ISO/IEC 15693 and NFC Forum Type 5 Tag
- Supports all ISO/IEC 15693 modulations, coding, sub-carrier modes and data rates
- Single and multiple blocks read
- Internal tuning capacitance: 28.5 pF

#### Memory

- 2-kbits of EEPROM
- Accessible in blocks of 4x bytes

This is information on a product in full production.

- 5 ms typical write time (one block)
- Data retention: 40 years
- Write cycles endurance:
  - 100k write cycles at 85 °C

#### **Data protection**

- Up to 4 independent areas, including the PWM control area, with flexible protection mechanism based on 32/64-bits passwords
- System configuration: write protection by 32-bit password
- TruST25™ Digital signature mechanism for authentication

#### Temperature range

- From -40 °C to +85 °C (Contactless interface)
- From -40 °C to +105 °C (PWM interface)

#### **Package**

- 8-pin packages
- ECOPACK2<sup>®</sup> (RoHS compliant)

July 2018 DS12114 Rev 4 1/80

## **Contents**

1	Des	Description			
	1.1	Block dia	agram	8	
	1.2	Packagir	ng	9	
2	Sign	al descrip	ptions	10	
	2.1	Pulse wi	dth modulation output (PWM1)	10	
	2.2	Pulse wi	dth modulation output (PWM2)	10	
	2.3	PWM po	wer supply (VCC)	10	
	2.4	PWM gro	ound reference (VSS)	10	
	2.5	Antenna	coil (AC0, AC1)	10	
3	Pow	er manag	ement	11	
	3.1	Wired int	terface	11	
	3.2	Contactle	ess interface	12	
	3.3	RF and F	PWM boots priority	12	
4	Men	nory mana	agement	13	
	4.1	Memory	organization	13	
	4.2	User me	mory	14	
	4.3	System o	configuration memory	16	
5	Spe	cific featu	res	17	
	5.1	Pulse wi	dth modulation output	18	
		5.1.1	Pulse width modulation registers	18	
		5.1.2	Pulse width modulation feature description	20	
	5.2	Data Pro	otection	25	
		5.2.1	Data protection registers	25	
		5.2.2	Passwords and security sessions	29	
			User memory protection		
			System configuration memory protection		
	5.3	TruST25	™ Digital Signature	32	
	5.4	Device F	Parameter Registers	32	



6	RF C	peratio	ns	35
	6.1	RF con	nmunication	35
		6.1.1	Access to an ISO/IEC 15693 device	35
	6.2	RF pro	tocol	36
		6.2.1	Description	36
		6.2.2	Supported states	36
		6.2.3	Modes	38
		6.2.4	Request format	39
		6.2.5	Request flags	39
		6.2.6	Response format	41
		6.2.7	Response flags	41
		6.2.8	Response and error code	42
	6.3	Timing	definition	42
	6.4	RF Cor	mmands	44
		6.4.1	Inventory	45
		6.4.2	Stay Quiet	46
		6.4.3	Read Single Block	46
		6.4.4	Write Single Block	48
		6.4.5	Lock block	49
		6.4.6	Read Multiple Blocks	50
		6.4.7	Select	52
		6.4.8	Reset to Ready	53
		6.4.9	Write AFI	54
		6.4.10	Lock AFI	55
		6.4.11	Write DSFID	57
		6.4.12	Lock DSFID	58
		6.4.13	Get System Info	59
		6.4.14	Get Multiple Block Security Status	60
		6.4.15	Read Configuration	62
		6.4.16	Write Configuration	63
		6.4.17	Write Password	65
		6.4.18	Present Password	66
7	Uniq	ue iden	tifier (UID)	69
8	Devi	ce parai	neters	70
	8.1	-	um rating	
-7/			DS12114 Rev 4	3/80

### Contents

## ST25DV02K-W1 ST25DV02K-W2

	8.2	RF electrical parameters71
	8.3	PWM electrical parameters
9	Pack	rage information
	9.1	SO8N package information
	9.2	TSSOP8 package information
10	Orde	ering information
11	Revi	sion history



## List of tables

Table 1.	Signal names	. 9
Table 2.	User memory 4x areas configuration	15
Table 3.	User memory 3x areas configuration	
Table 4.	System configuration memory map	
Table 5.	PWM1_CTRL	
Table 6.	PWM2 CTRL	
Table 7.	PWM_CFG	20
Table 8.	PWM output parameters	21
Table 9.	PWM output resolution	22
Table 10.	A1SA	25
Table 11.	A2SA	26
Table 12.	APSA	26
Table 13.	LOCK_CFG	27
Table 14.	LOCK_BLOCK of AREA0/1/2 and PWM_CTRL	27
Table 15.	PWD_PWM	27
Table 16.	PWD_A1	28
Table 17.	PWD_A2	28
Table 18.	PWD_CFG	28
Table 19.	Security session type	
Table 20.	LOCK_DSFID	
Table 21.	LOCK_AFI	33
Table 22.	DSFID	
Table 23.	AFI	
Table 24.	IC_REF	
Table 25.	UID	
Table 26.	ST25DV02K-W1/2 response depending on Request_flags	
Table 27.	General request format	
Table 28.	Definition of request flags 1 to 4	
Table 29.	Request flags 5 to 8 when inventory_flag, Bit 3 = 0	
Table 30.	Request flags 5 to 8 when inventory_flag, Bit 3 = 1	
Table 31.	General response format	
Table 32.	Definitions of response flags 1 to 8	
Table 33.	Response error code definition	
Table 34.	Timing values	
Table 35.	Command codes	
Table 36.	Inventory request format	
Table 37.	Inventory response format	
Table 38.	Stay Quiet request format	
Table 39.	Read Single Block request format	
Table 40.	Read Single Block response format when Error_flag is NOT set	
Table 41.	Block security status	47
Table 42.	Read Single Block response format when Error_flag is set	
Table 43.	Write Single Block request format	
Table 44.	Write Single Block response format when Error_flag is NOT set	
Table 45.	Write Single Block response format when Error_flag is set	
Table 46.	Lock block request format.	
Table 47.	Lock block response format when Error_flag is NOT set	
Table 48.	Lock single block response format when Error_flag is set	ວປ



DS12114 Rev 4

5/80

Table 49.	Read Multiple Block request format	. 51
Table 50.	Read Multiple Block response format when Error_flag is NOT set	. 51
Table 51.	Block security status	
Table 52.	Read Multiple Block response format when Error_flag is set	
Table 53.	Select request format	
Table 54.	Select Block response format when Error_flag is NOT set	. 52
Table 55.	Select response format when Error_flag is set	. 53
Table 56.	Reset to Ready request format	
Table 57.	Reset to Ready response format when Error_flag is NOT set	. 53
Table 58.	Reset to ready response format when Error_flag is set	
Table 59.	Write AFI request format	
Table 60.	Write AFI response format when Error_flag is NOT set	
Table 61.	Write AFI response format when Error_flag is set	
Table 62.	Lock AFI request format	
Table 63.	Lock AFI response format when Error_flag is NOT set	
Table 64.	Lock AFI response format when Error_flag is set	
Table 65.	Write DSFID request format	
Table 66.	Write DSFID response format when Error_flag is NOT set	
Table 67.	Write DSFID response format when Error_flag is set	
Table 68.	Lock DSFID request format	
Table 69.	Lock DSFID response format when Error_flag is NOT set	
Table 70.	Lock DSFID response format when Error_flag is set	
Table 71.	Get System Info request format	
Table 72.	Get System Info response format Error_flag is NOT set	
Table 73.	Get System Info response format when Error_flag is set	
Table 74.	Get Multiple Block Security Status request format	. 61
Table 75.	Get Multiple Block Security Status response format when	0.4
T-1-1- 70	Error_flag is NOT set	. 61
Table 76.	Block security status	
Table 77.	Get Multiple Block Security Status response format when Error_flag is set	
Table 78. Table 79.	Read Configuration request format	
Table 79.	Read Configuration response format when Error_flag is set	
Table 81.	Write Configuration request format	
Table 81.	Write Configuration response format when Error_flag is NOT set	
Table 83.	Write Configuration response format when Error_flag is set	
Table 84.	Write Password request format	
Table 85.	Write Password response format when Error_flag is NOT set	
Table 86.	Write Password response format when Error_flag is set	
Table 87.	Present Password request format	
Table 88.	Present Password response format when Error_flag is NOT set	
Table 89.	Present Password response format when Error_flag is set	
Table 90.	UID format	
Table 91.	Absolute maximum ratings	
Table 92.	RF characteristics	
Table 93.	PWM characteristics	
Table 94.	SO8N – 8-lead 4.9 x 6 mm, plastic small outline, 150 mils body width,	–
	package mechanical data	. 75
Table 95.	TSSOP8 – 8-lead thin shrink small outline, 3 x 6.4 mm, 0.65 mm pitch,	
	package mechanical data	. 76
Table 96.	Ordering information scheme	
Table 97.	Document revision history	
		-

577

## List of figures

Figure 1.	Block diagram	. 8
Figure 2.	ST25DV02K-W1/2 8-pin packages connections	. 9
Figure 3.	ST25DV02K-W1/2 Power-Up/Down sequence	11
Figure 4.	RF Power Up sequence	
Figure 5.	Memory organization	
Figure 6.	PWM output	
Figure 7.	PWM output change	22
Figure 8.	PWM output driver trimming	23
Figure 9.	PWM output coexistence with RF interface	23
Figure 10.	PWM answer	24
Figure 11.	PWM output change	
Figure 12.	Security sessions management	30
Figure 13.	ST25DV02K-W1/2 protocol timing	36
Figure 14.	ST25DV02K-W1/2 state transition diagram	38
Figure 15.	Stay Quiet frame exchange between VCD and ST25DV02K-W1/2	46
Figure 16.	Read Single Block frame exchange between VCD and ST25DV02K-W1/2	48
Figure 17.	Write Single Block frame exchange between VCD and ST25DV02K-W1/2	49
Figure 18.	Lock single block frame exchange between VCD and ST25DV02K-W1/2	50
Figure 19.	Read Multiple Block frame exchange between VCD and ST25DV02K-W1/2	52
Figure 20.	Select frame exchange between VCD and ST25DV02K-W1/2	53
Figure 21.	Reset to Ready frame exchange between VCD and ST25DV02K-W1/2	54
Figure 22.	Write AFI frame exchange between VCD and ST25DV02K-W1/2	
Figure 23.	Lock AFI frame exchange between VCD and ST25DV02K-W1/2	56
Figure 24.	Write DSFID frame exchange between VCD and ST25DV02K-W1/2	58
Figure 25.	Lock DSFID frame exchange between VCD and ST25DV02K-W1/2	59
Figure 26.	Get System Info frame exchange between VCD and ST25DV02K-W1/2	60
Figure 27.	Get Multiple Block Security Status frame exchange between VCD	
	and ST25DV02K-W1/2	
Figure 28.	Read Configuration frame exchange between VCD and ST25DV02K-W1/2	
Figure 29.	Write Configuration frame exchange between VCD and ST25DV02K-W1/2	
Figure 30.	Write Password frame exchange between VCD and ST25DV02K-W1/2	66
Figure 31.	Present Password frame exchange between VCD and ST25DV02K-W1/2	68
Figure 32.	Variation of Typical values of RON, depending on VCC	
	and PWM_CFG/PWMx_DRIVE @ maximum temperature	
Figure 33.	SO8N – 8-lead, 4.9 x 6 mm, plastic small outline, 150 mils body width, package outline .	75
Figure 34.	TSSOP8 – 8-lead thin shrink small outline, 3 x 6.4 mm, 0.65 mm pitch,	
	package outline	76



DS12114 Rev 4 7/80

## 1 Description

The ST25DV02K-W1/2 is an NFC/RFID tag IC device with 2 Kbits of electrically erasable programmable memory (EEPROM).

It offers two interfaces. The first delivers up to 2x independent pulse width modulation output signals and the second is an RF link activated by the received carrier electromagnetic wave.

The PWM outputs are configured at boot time, and can be updated live through RF link. RF and PWM are independently powered and can work in stand-alone mode.

The ST25DV02K-W1/2 contains 256 bytes (64 blocks) of memory for User data. This memory is accessible through the RF interface, following ISO/IEC 15693 or NFC Forum Type 5 Tag recommendations.

## 1.1 Block diagram

ANALOG FRONT END **EEPROM** AC<sub>0</sub> VCC RF INTERFACE 28.5pF tuning capacitance AC1 User data memory PWM1 **DIGITAL UNIT** Pulse width CONTROL Modulation ISO/IEC 15693 PWM2 **PWM Control** PROTOCOL registers AND CONTROL **MEMORY** System registers **VSS** CONTROL MSv45823V2

Figure 1. Block diagram

Note: PWM2 is available only on ST25DV02K-W2.

577

## 1.2 Packaging

ST25DV02K-W1/2 is provided in two different packages:


- SO8N
- TSSOP8

Table 1. Signal names

Signal name	Function	Direction
AC0	Antenna coils	I/O
AC1	Antenna coils	I/O
V <sub>CC</sub>	PWM supply voltage	Power
PWM1	PWM output	Output
PWM2 <sup>(1)</sup>	PWM output	Output
V <sub>SS</sub>	Ground	-

<sup>1.</sup> Available only on ST25DV02K-W2.

Figure 2. ST25DV02K-W1/2 8-pin packages connections



57/

DS12114 Rev 4 9/80

## 2 Signal descriptions

### 2.1 Pulse width modulation output (PWM1)

This signal provides a pulse width modulation output. It is a push-pull output signal, driven between  $V_{SS}$  and  $V_{CC}$ . PWM1 output is in high impedance state, as long as it is disabled.

## 2.2 Pulse width modulation output (PWM2)

This signal provides a pulse width modulation output. It is a push-pull output signal, driven between  $V_{SS}$  and  $V_{CC}$ . PWM2 is independent from PWM1. PWM2 output is available on ST25DV02K-W2 only, and it is in high impedance state, as long as it is disabled

## 2.3 PWM power supply $(V_{CC})$

This pin shall be connected to an external DC supply voltage in order to get PWM outputs working.

PWM power supply is independent from the RF NFC tag part: The RF NFC tag works whatever  $V_{CC}$  power supply state is. On the other side, PWM outputs work as soon as  $V_{CC}$  power is supplied, and whatever RF field state is.

## 2.4 PWM ground reference (VSS)

V<sub>SS</sub> is the reference for the V<sub>CC</sub> and PWM pins.

## 2.5 Antenna coil (AC0, AC1)

These inputs are used to connect the ST25DV02K-W1/2 device to an external coil exclusively. It is advised not to connect any other DC or AC path to AC0 or AC1.

When correctly tuned, the coil is used to power and access the device using the ISO/IEC 15693 and ISO 18000-3 mode 1 protocols.

577

## 3 Power management

### 3.1 Wired interface

#### Operating supply voltage V<sub>CC</sub>

A valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied to guarantee PWM outputs within expected range (clock stability, jitter). To maintain a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually one capacitor in the order of 10nF + one capacitor in the order to 100pF) close to the  $V_{CC}/V_{SS}$  package pins.

#### **Power-up conditions**

When the power supply is turned on,  $V_{CC}$  rises from  $V_{SS}$  to  $V_{CC}$ . The  $V_{CC}$  rise time must not vary faster than  $1V/\mu s$ .

At power-up (continuous rise of  $V_{CC}$ ), the ST25DV02K-W enter PWM boot, as soon as  $V_{CC}$  reached the power-on reset threshold voltage.

t\_boot\_PWM time applies to complete PWM boot and get valid PWM output signals.

In case of contactless interface access to EEPROM, the PWM boot is waiting for the end of EEPROM accesses to start.

#### **Power-down conditions**

At power-down (continuous decrease of VCC), as soon as VCC drops below the power-on reset threshold voltage, the PWM output states are not guaranteed anymore.




Figure 3. ST25DV02K-W1/2 Power-Up/Down sequence

 Valid when RF interface is OFF, otherwise the priorities described in Section 3.3: RF and PWM boots priority apply.

DS12114 Rev 4 11/80

### 3.2 Contactless interface

#### Device set in RF mode

To ensure a proper boot of the RF circuitry, the RF field must be turned ON without any modulation for a minimum period of time tRF\_ON. Before this time, ST25DV02K-W1/2 will ignore all received RF commands. (See *Figure 4: RF Power Up sequence*).

#### Device reset in RF mode

To ensure a proper reset of the RF circuitry, the RF field must be turned off for a minimum  $t_{\text{RF OFF}}$  period of time.




Figure 4. RF Power Up sequence

 Valid when PWM power supply (V<sub>CC</sub>) is stable since t\_boot\_PWM, otherwise the priorities described in Section 3.3: RF and PWM boots priority apply.

## 3.3 RF and PWM boots priority

RF and PWM interfaces are independent. However, boots priority applies as follow:

- If PWM boot (V<sub>CC</sub> rising edge) occurs while RF is booting, or RF is in use, the PWM boot is delayed upon end of RF boot, or end of RF activity (EOF).
- If RF boot (Field On) occurs while PWMs are booting, the RF boot is delayed upon PWM boot completion.
- If RF boot (Field On) occurs while PWMs are running (Valid PWM output signals), RF boot starts as described in *Section 3.2: Contactless interface*.

Note:

It is recommended to run RF sequences (RF Field On, set of RF commands, RF Field Off) either before PWM boot ( $V_{CC}$  power supply is OFF and stable), or after PWM boot is completed ( $V_{CC}$  power supply is ON and stable).


## 4 Memory management

## 4.1 Memory organization

The ST25DV02K-W1/2 memory is organized as follow:

- User memory: it is composed of 4 different areas, as described in chapter 4.2. It contains areas for user's data, area for PWM control and area to store NFC T5 CC file if required.
- System configuration memory: it is composed of different configuration registers, among which the device configuration, the ISO15693 AFI & DSFID registers. It also contains the UID and different protection registers. Refer to chapter 4.3 for more details

Figure 5. Memory organization



577

DS12114 Rev 4 13/80

## 4.2 User memory

User memory is addressed as blocks (= pages) of 4 bytes, starting at address 0.

All the blocks of the user memory are initialized to 00h in the factory.

The ST25DV02K-W1/2 user memory areas are defines as follow:

- AREA0 starts at address 00h. It is composed of 1x block (4x Bytes) which is always readable, and can be locked. AREA0 has been though for the CC file content according to NFC Type 5 formalism. However an application, which does not require to be NFC Type5 compliant, can do any other usage of this block.
- AREA1 starts at address 01h. It is composed of 31x blocks (124x Bytes). It can be read and/or write-protected by dedicated 1x32-bit password. AREA1 is dedicated to user's data.
- AREA2 starts at address 20h. It is composed of 32x blocks (128x Bytes). It can be read, and/or write-protected by dedicated 1x32-bit password. AREA2 is dedicated to user's data.

Note: AREA1 & AREA2 can be merged in a single area of 63x blocks (252x Bytes), which can be read - and/or - write-protected by 1x64-bit password.

PWM CTRL area starts at address F8h. It is composed of 2x blocks, one per PWM, and
is dedicated to PWM control (Enable, Period value and Pulse Width value). It can be
individually read - and/or - write-protected by 32-bit password.

Areas definition are fixed and can not be changed (expect the merge of AREA1 & AREA2) *Table 2* and *Table 3* show the user area mode explained above.

57/

Table 2. User memory 4x areas configuration

Block addr. (hex)	Data bits [31:1]	Comment	RF command
0	User 0 (4x Bytes)	AREA0 = CC file in case of NFC T5 application	
1			
2			
	User area (124x Bytes)	AREA1	
1E			
1F			Pood Single Block
20			Read Single Block Read Multiple Blocks
			Write Single Block
	User area (128x Bytes)	AREA2	
3F			
-	-	-	
F8	PWM1 control	PWM_CTRL	
F9	PWM2 control	F WWI_CTRL	

Table 3. User memory 3x areas configuration

Block addr. (hex)	Data bits [31:0]	Comment	RF command	
0	User 0 (4x Bytes)	AREA0 = CC file in case of NFC T5 application		
1				
2				
			Read Single Block Read Multiple Blocks Write Single Block	
1E		AREA1 merged with AREA2		
1F	User area (252x Bytes)			
20				
3F				
-	-	-		
F8	PWM1 control	PWM_CTRL		
F9	PWM2 control	I WIM_CTILL		



DS12114 Rev 4 15/80

## 4.3 System configuration memory

In addition to user memory, ST25DV02K-W1/2 includes a set of registers located in the system configuration memory. Registers content is read during the boots sequences and define basic ST25DV02K-W1/2 behavior.

Some of those registers can be accessed via Read Configuration and Write Configuration commands, with an identifier acting as the register address.

*Table 4* shows the complete map of the system configuration registers, including their accessibility (Read / Write) and related conditions. More details are available in related registers table descriptions.

Table 4. System configuration memory map

RF access		Static Register		
Address	Туре	Name	Function	
00h	RW <sup>(1)</sup>	Table 10: A1SA	AREA1 Security Attributes	
01h	RW <sup>(1)</sup>	Table 11: A2SA	AREA2 Security Attributes	
02h	RW <sup>(1)</sup>	Table 12: APSA	Area PWM_CTRL Security Attributes	
03h	RW <sup>(1)</sup>	Table 7: PWM_CFG	PWM Configuration and Coexistence with RF interface	
04h	RW <sup>(1)</sup>	Table 13: LOCK_CFG	Configuration registers permanent Lock	
N/A	R <sup>(2)</sup> W <sup>(3)</sup>	Table 14: LOCK_BLOCK of AREA0/1/2 and PWM_CTRL	Blocks Write protection (1x lock bit per block)	
N/A	WO <sup>(4)</sup>	Table 20: LOCK_DSFID	DSFID lock status	
NA	WO <sup>(5)</sup>	Table 21: LOCK_AFI	AFI lock status	
N/A	RW <sup>(4)</sup>	Table 22: DSFID	DSFID value	
N/A	RW <sup>(5)</sup>	Table 23: AFI	AFI value	
N/A	RO	Table 24: IC_REF	IC reference value	
NA	RO	Table 25: UID	Unique identifier, 8 bytes	
N/A	WO <sup>(6)</sup>	Table 15: PWD_PWM	PWM Control area security session password, 4 bytes	
N/A	WO <sup>(6)</sup>	Table 16: PWD_A1	User AREA1 security session password, 4 bytes	
N/A	WO <sup>(6)</sup>	Table 17: PWD_A2	User AREA2 security session password, 4 bytes	
N/A	WO <sup>(6)</sup>	Table 18: PWD_CFG	Configuration security session password, 4 bytes	

Write access is granted if RF configuration security session is open and configuration is not locked (LOCK\_CFG register equals to 0).

<sup>2.</sup> LOCK\_BLOCK content is only readable through reading the Block Security Status of blocks.

Write access if the blocks are not already locked (=corresponding security session is open + block not already locked by a previous LOCK\_BLOCK command).

<sup>4.</sup> Write access if DSFID is not already locked by a previous LOCK\_DSFID command.

<sup>5.</sup> Write access if AFI is not already locked by a previous LOCK\_AFI command.

<sup>6.</sup> Write access only if corresponding security session is open

## 5 Specific features

ST25DV02K-W1/2 offers the following features:

- Pulse width modulation output
- Data protection
- TruST25™ digital signature
- Device parameter registers

For some of them, the control registers are located in System Configuration area, and require the use of Read\_Configuration or Write\_Configuration commands. Update is only possible when the access right has been granted by presenting the configuration password (PWD\_CFG), and if the system configuration was not previously locked (by LOCK\_CFG=1).

After any valid write access to the configuration registers, the new configuration is immediately applied.



DS12114 Rev 4 17/80

## 5.1 Pulse width modulation output

ST25DV02K-W1/2 provides up to 2x Pulse width modulation (PWM) outputs. This chapter describes how to configure and use each PWM.

## 5.1.1 Pulse width modulation registers

Table 5. PWM1\_CTRL<sup>(1)</sup>

RF	Command	Read Single Block (cmd code 20h) @F8h Read Multiple Blocks (cmd code 23h) @F8h Lock Single Block (cmd code 22h) @ F8h Write Single Block (cmd code 21h) @F8h		
	Туре	R & W protectable depending on APSA register content, on block local and on security session status (opened or closed)	K Status	
Bit	Name	Function	Factory Value	
b14-b0	PWM1_PERIOD	PWM Period value: The period of the PWM1 output signal is calculated using following formula:  Period = `PWM1_PERIOD' x PWMres (See Table 93: PWM characteristics)  PWM1_PERIOD value shall be within following range [512 : 32767] (2)	0000h	
b15	RFU	Reserved for future usage	0b	
b30-b16	PWM1_PULSEW	PWM Pulse Width value: The pulse width duration of the PWM1 output signal is calculated using following formula:  Pulse Width = 'PWM1_PULSEW' x PWMres (See Table 93: PWM characteristics)  PWM1_PULSEW value shall be within following range [0 : 32767] <sup>(2)</sup> .	00000h	
b31	PWM1_ENABLE	Enable of PWM output signal	0b	

<sup>1.</sup> Refer to Table 2: User memory 4x areas configuration and Table 3: User memory 3x areas configuration for the PWM1\_CTRL register

47/

<sup>2.</sup> Refer to Section 5.1.2: Pulse width modulation feature description for details on PWM1\_PERIOD and PWM1\_PULSEW values

## Table 6. PWM2\_CTRL<sup>(1)</sup> (2)

RF	Command	Read Single Block (cmd code 20h) @F9h Read Multiple Blocks (cmd code 23h) @F9h Lock Single Block (cmd code 22h) @ F9h Write Single Block (cmd code 21h) @F9h		
	Туре	& W protectable depending on APSA register content, on block lock status don security session status (opened or closed)		
Bit	Name	Function	Factory Value	
b14-b0	PWM2_PERIOD	PWM Period value: The period of the PWM2 output signal is calculated using following formula:  Period = `PWM2_PERIOD' x PWMres (See Table 93: PWM characteristics)  PWM2_PERIOD value shall be within following range [512 : 32767](3)	0000h	
b15	RFU	Reserved for future usage	0b	
b30-b16	PWM2_PULSEW	PWM Pulse Width value: The pulse width duration of the PWM2 output signal is calculated using following formula:  Pulse Width = 'PWM2_PULSEW' x PWMres (See Table 93: PWM characteristics)  PWM2_PULSEW value shall be within following range [0 : 32767] <sup>(3)</sup> .	00000h	
b31	PWM2_ENABLE	Enable of PWM output signal	0b	

<sup>1.</sup> Refer to Table 2: User memory 4x areas configuration and Table 3: User memory 3x areas configuration for the PWM1\_CTRL register

577

DS12114 Rev 4 19/80

<sup>2.</sup> In case of single PWM device version (ST25DV02K-W1), PWM2\_CTRL register value shall be kept at its factory value (all bits = 0).

<sup>3.</sup> Refer to Section 5.1.2: Pulse width modulation feature description for details on PWM2\_PERIOD and PWM2\_PULSEW values

RF	Command	Read Configuration (cmd code A0h) @03h Write Configuration (cmd code A1h) @03h		
	Туре	R always, W if configuration security session is open and configuration not locked		
Bit	Name	Function	Factory Value	
b1-b0	PWM1_DRIVE	PWM output driver trimming: - 00: Full power output available - 01: ¾ of full power output available	00b	
b3-b2	PWM2_DRIVE	<ul> <li>10: ½ of full power output available</li> <li>11: ¼ of full power output available</li> </ul>	00b	
b6-b4	DUALITY_MNGT	PWM and RF interface coexistence (applies to both PWM):  - 000: Full coexistence of PWM output and RF interface  - 1xx: PWM output set in HiZ during RF commands <sup>(2)</sup> - 01x: Power of PWM output reduced to ¼ of full power during RF commands <sup>(2)</sup> - 0x1: PWM frequency reduced below Low_Freq <sup>(3)</sup> during RF commands (2), while keeping PWM duty cycle	000ь	
b7	RFU	Reserved for future usage	0b	

Table 7. PWM\_CFG<sup>(1)</sup>


- 1. Refer to Table 4: System configuration memory map for the PWM\_CFG register
- 2. During RF command period starts from SOF (Start of Frame) and ends at the end of the Answer
- 3. Refer to Section 8: Device parameters.

## 5.1.2 Pulse width modulation feature description

A PWM output is characterized by two parameters:

- Its Period (or Frequency),
- Its Duty cycle, representing the % of time the signal is in high state

Figure 6. PWM output



Period and Pulse Width are used to define and control the PWM output, in addition to an Enable signal, allowing to put the PWM output in HiZ state.

PWM stage is supplied by  $V_{CC}/V_{SS}$  power pins. It is not supplied by RF interface.PWM works even when RF interface is OFF, as long as power is supplied through  $V_{CC}/V_{SS}$  pins. Similarly, RF interface works without  $V_{CC}/V_{SS}$ .



The PWM output stage is a push pull.

Refer to Power management chapter for details on  $V_{CC}$  Power-On/Power-Off and related PWM output states.

#### PWM control (PWM1\_CTRL and PWM2\_CTRL)

Registers to control PWM are accessible in dedicated PWM\_CTRL User area, protectable by dedicated password (PWD\_PWM) and access right registers (APSA). Each PWM output has its own independent PWM\_CTRL register: PWM1\_CTRL & PWM2\_CTRL

PWM\_CTRL register content

It provides User access to Period value, Pulse Width value and an Enable bit. Period & Pulse Width parameters are coded on 15bits each: PWMx\_PERIOD and PWMx\_PULSEW.

PWM output state is defined from those three parameters as follow:

**PWM** output PWM\_EN PWMx\_PERIOD PWMx\_PULSEW Comments state 0 HiZ Disabled Х Х < V<sub>OL</sub> 0 0 PWM w. Duty 0 < W < P1 [512:32767] Cycle > V<sub>OH</sub> ≥P

Table 8. PWM output parameters

An internal oscillator fixes the PWM resolution to PWMres (See *Table 93: PWM characteristics*). The PWM output period and pulse width are defined as multiples of this resolution value:

- Period = PWMres x PWMx\_PERIOD
- Pulse Width = PWMres x PWMx PULSEW

PWM output functionality is guaranteed over PWMx\_PERIOD range from 512 to 32767, which implies a Period range from 32us to 2048 us (= a Frequency range from 31250Hz to 488.3 Hz). Over this range, the PWM output resolution is as follow:

5

DS12114 Rev 4 21/80

PWM output Frequency (Hz)	Number of bits used for PWMx_PERIOD	PWM Resolution = Number of bits available to code PWMx_PULSEW
31250	9	9
15625	10	10
7813	11	11
3906	12	12
1953	13	13
977	14	14
488	15	15

Table 9. PWM output resolution

#### PWM\_CTRL register update

When PWM\_CTRL registers are updated by a successful RF command (Write Single Block @ F8h/F9h with ACK answer), the related PWM output change applies as follow:




Figure 7. PWM output change

There is no anti-tearing mechanism on PWM\_CTRL registers. Write access to PWM\_CTRL registers shall be done with stable RF field and constant VCC state (either ON or OFF). Otherwise the RF write operation may not complete properly, and could imply a loss/corruption of register content, requiring a new Write operation

### **PWM Configuration (PWM\_CFG)**

Register to configure PWM options is accessible in System Configuration area.

Due to RF high sensitivity levels, and because of switching noise generated by a PWM output (by construction), adjustment of different PWM parameters is proposed, in order to improve coexistence between PWM interface and RF interface.

PWM output driver trimming

The PWM push-pull output stage is able to drive up to I<sub>MAX</sub><sup>(a)</sup> by default. A PWM\_CFG trimming register (PWM\_CFG bits b1-b0 for PWM1 and PWM\_CFG bits b3-b2 for PWM2)

577

a. Refer to Section 8: Device parameters

allows to reduce the output drive capability independently, in case the application does not require full power:

 PWM\_CFG[1:0]/
 PWM1/PWM2 output drive capability (sink and source)

 00b
 I<sub>MAX</sub><sup>(1)</sup> (Default setup)

 01b
 75% of I<sub>MAX</sub><sup>(1)</sup>

 10b
 50% of I<sub>MAX</sub><sup>(1)</sup>

 11b
 25% I<sub>MAX</sub><sup>(1)</sup>

Figure 8. PWM output driver trimming

#### PWM output coexistence with RF interface

In case the coexistence between PWM outputs and the RF interface is not possible, a PWM\_CFG Duality\_Mngt register (PWM\_CFG bits b6-b4) allows to reduce the impact of PWM noise over RF interface, and then help the coexistence. This register applies to both PWM1 & PWM2 (when applicable).

Figure 9. PWM output coexistence with RF interface

PWM_CFG[6:4]	Coexistence setting
000b	PWM and RF working normally and simultaneously (default setup)
1xxb	Put PWM outputs in HiZ state during RF commands.
01xb	Reduce PWM outputs drive to minimum power level (25% of the maximum output power level), during RF commands.
0x1b	Reduce PWM outputs frequencies (while keeping duty cycles), in order to move them below a predefined value (Low_Freq, see Table 93: PWM characteristics), and then move out of the VCD RF sensitivity region. This option only applies if PWM output frequencies are above the predefined frequency value

<sup>&</sup>quot;Put PWM outputs in HiZ state" is exclusive option, whereas "Reduced PWM drive" and "Reduced frequency" options can be cumulated if needed.


Coexistence options only applies "during RF commands", in order to minimize impact on PWM output signals. "During RF commands" period is defined from Start-of-Frame of the request command, up to the End-of-Frame of the corresponding answer:

577

DS12114 Rev 4 23/80

<sup>1.</sup> Refer to Section 8: Device parameters.


#### Figure 10. PWM answer



PWM\_CFG register update

When PWM\_CFG register is updated by a successful RF command (Write\_Config @ 03h with ACK answer), PWM outputs change applies as follow:

Figure 11. PWM output change



There is no anti-tearing mechanism on PWM\_CFG register. Write access to PWM\_CFG registers shall be done with stable RF field and constant VCC state (either ON or OFF). Otherwise the RF write operation may not complete properly, and could imply a loss/corruption of register content, requiring a new Write config operation.

577

## 5.2 Data Protection

ST25DV02K-W1/2 provides a special data protection mechanism based on passwords that unlock security sessions. 4 x 32 bits passwords are stored in EEPROM, covering:

- Password for AREA1
- Password for AREA2 (If AREA1 and AREA2 are merged, the corresponding area will be protected by a 64 bits password),
- Password for PWM control area
- · Password for System Configuration area

User memory can be protected from read and/or write access. The system configuration is always protected from write access.

Other lock mechanisms are supported (lock block, lock AFI, lock DSFID), as described in the following sections.

#### 5.2.1 Data protection registers

Table 10. A1SA<sup>(1)</sup>

RF	Command	Read Configuration (cmd code A0h) @00h Write Configuration (cmd code A1h) @00h		
	Туре	R always, W if configuration security session is open and configuration tocked	uration	
Bit	Name	Function	Factory Value	
b1-b0	RW_PROTECTION_A1	AREA1 access rights:  00: Read always is allowed / Write always allowed  01: Read always is allowed / Write allowed only if AREA1 user security session is opened (= the proper AREA1 password has been presented)  10: Read and Write is allowed only if AREA1 user security session is opened (the proper AREA1 password has been presented)  11: Read is only allowed if AREA1 user security session is opened (the proper AREA1 password has been presented) / Write always forbidden	00b	
b2	MEM_ORG	User memory split: 0: user memory is split in four areas (AREA0/1/2 & PWM_CTRL) 1: user memory is split in three areas (AREA0/1 & PWM_CTRL) = AREA1 & AREA2 are merged in a single AREA1. In case of merged areas, RW_PROTECTION_A1 register applies as access rights.	1b	
b7-b3	RFU	-	00000b	

<sup>1.</sup> Refer to Table 4: System configuration memory map for the A1SA register.

57/

DS12114 Rev 4 25/80

## Table 11. A2SA<sup>(1)</sup>

RF	Command	Read Configuration (cmd code A0h) @01h Write Configuration (cmd code A1h) @01h		
	Туре	R always, W if configuration security session is open and configuot locked	always, W if configuration security session is open and configuration of locked	
Bit	Name	Function	Factory Value	
b1-b0	RW_PROTECTION_A2	AREA2 access rights: 00: Read is always allowed / Write always allowed 01: Read always is allowed. Write is only allowed if AREA2 user security session is opened (= the proper AREA2 password has been presented) 10: Read and Write is only allowedif AREA2 user security session is opened (the proper AREA2 password has been presented) 11: Read is only allowed if AREA2 user security session is opened (the proper AREA2 password has been presented), Write is always forbidden. In case of merged AREA1 + AREA2 in a single AREA1, the RW_PROTECTION_A2 bits are not used.	00b	
b7-b2	RFU	-	00000b	

<sup>1.</sup> Refer to Table 4: System configuration memory map for the A2SA register.

## Table 12. APSA<sup>(1)</sup>

RF	Command	Read Configuration (cmd code A0h) @02h Write Configuration (cmd code A1h) @02h		
	Туре	always, W if configuration security session is open and configuration ot locked		
Bit	Name	Function	Factory Value	
b1-b0	RW_PROTECTION_AP	Area PWM_CTRL access rights:  00: Read and Write are always allowed.  01: Read is always allowed. Write is only allowed if Area PWM_CTRL user security session is opened (= the proper Area PWM_CTRL password has been presented)  10: Read and Write are only allowed if Area PWM_CTRL user security session is opened (the proper area PWM_CTRL password has been presented)  11: Read is only allowed if Area PWM_CTRL user security session is opened (the proper area PWM_CTRL password has been presented). Write is always forbidden.	00b	
b7-b2	RFU	-	00000b	

<sup>1.</sup> Refer to *Table 4: System configuration memory map* for the APSA register.

## Table 13. LOCK\_CFG<sup>(1)</sup>

RF	Command	Read Configuration (cmd code A0h) @04h Write Configuration (cmd code A1h) @04h	
I.u.	Туре	R always, W if configuration security session is open and configuration not locked	
Bit	Name	Function	Factory Value
b0	LOCK_CFG	Lock configuration register:  0: Configuration registers are unlocked  1: Configuration registers are permanently locked in write.  It only concerns configuration registers accessible by Write_Config command. Passwords, AFI, DSFID, Block lock, AFI lock & DSFID lock are not concerned by this mechanism.	0b
b7-b1	RFU	-	000000b

<sup>1.</sup> Refer to Table 4: System configuration memory map for the LOCK\_CFG register.

## Table 14. LOCK\_BLOCK of AREA0/1/2 and PWM\_CTRL(1)

RF	Command	Read lock block Write lock block	Read Block (cmd code 20h) @Block addr Read Multi Block (cmd code 23h) @Block addr Get Multi Block Security Status (cmd code 2Ch) @Block Lock single Block (cmd code 22h) @Block addr	ock addr
	Туре	R always, W only	if corresponding Block is not locked.	
Bit	Name	Function		Factory Value
N/A	LOCK_BLOCK	0: Block not locked	ock write access of corresponding block: Elock not locked in Write Elock permanently locked in write	

<sup>1.</sup> Refer to *Table 4: System configuration memory map* for the LOCK\_BLOCK register.

## Table 15. PWD\_PWM (1)

RF	Command	No Read Write password (cmd code B1h) with Pwd_ld = 00h	
	Туре	No Read, W only if PWM_CTRL Area security session is opened	
Bit	Name	Function	Factory Value
b31-b0	PWD_PWM	Password value for PWM_CTRL area	00000000h

<sup>1.</sup> Refer to Table 4: System configuration memory map for the PWD\_PWM register.

577

DS12114 Rev 4 27/80

## Table 16. PWD\_A1<sup>(1)</sup>

RF	Command	No Read Write password (cmd code B1h) with Pwd_Id = 01h	
	Туре	No Read, W only if AREA1 security session is opened.	
Bit	Name	Function	Factory Value
b31-b0	PWD_A1	When MEM_ORG=0: Password value for user AREA1 When MEM_ORG=1: LSB password value (32bits out of 64) for user AREA1 (merged with AREA2)	00000000h

<sup>1.</sup> Refer to Table 4: System configuration memory map for the PWM\_A1 register.

## Table 17. PWD\_A2<sup>(1)</sup>

	Command	No Read Write password (cmd code B1h) with Pwd_Id = 02h	
RF	Туре	No Read W only if:  - AREA2 security session is opened (when MEM_ORG=0)  - AREA1 security session is opened (when MEM_ORG=1, AREA1+ARI merged)	
Bit	Name	Function	Factory Value
b31-b0	PWD_A2	When MEM_ORG = 0: Password value for user AREA2 When MEM_ORG = 1: MSB password value (32 bits out of 64) for user area 1 (merged with AREA2)	00000000h

<sup>1.</sup> Refer to *Table 4:* System configuration memory map for the PWM\_A2 register.

## Table 18. PWD\_CFG<sup>(1)</sup>

RF	Command	Value		
	Туре	o Read, W only if the System Configuration Area security session is opened.		
Bit	Name	Function	•	
b31-b0	PWD_CFG	Password value for configuration area	00000000h	

<sup>1.</sup> Refer to Table 4: System configuration memory map for the PWM\_CFG register.

577

### 5.2.2 Passwords and security sessions

ST25DV02K-W1/2 provides protection of user memory and system configuration registers. User can access to the protected data by opening security sessions thanks to the help of corresponding password.

There is two types of security sessions, as shown in Table 19:

 Security session
 Open by presenting
 Right granted when security session is open, and until it is closed

 user
 PWD\_A1 PWD\_A2 PWD\_PWM
 User can access to corresponding user memory as defined in AiSA registers User can update the password corresponding to the opened session.

 configuration
 PWD\_CFG
 User can write configuration registers (if not permanently locked) User can update PWM\_CFG password

Table 19. Security session type

In case AREA1 & AREA2 are independent (MEM\_ORG = 0b), each of the AREA1 and 2 passwords is 32-bits long.

In case AREA1 and AREA2 are merged in a single area (MEM\_ORG = 1b), the merged area password is 64-bits long (made with 32-bits AREA1 password + 32-bits AREA2 password).

The ST25DV02K-W1/2 passwords management is based on two commands:

- Write Password (code B1h) (see Section 6.4.17: Write Password).
- Present Password (code B3h) (See Section 6.4.18: Present Password).

For any of the 4x passwords available, 3 actions are possible:

- Open Security Session: Use Present\_Password command, with password identifier (00h for PWD\_PWM, 01h for PWD\_A1, 02h for PWD\_A2 and 03h for PWD\_CFG) and the valid corresponding password.
- Write password: Use Present\_Password command, with password identifier (00h for PWD\_PWM, 01h for PWD\_A1, 02h for PWD\_A2 and 03h for PWD\_CFG) and the valid corresponding password. Then use Write\_Password command, with same password identifier and the new password.
- Close Security Session: In order to close the current security session, user can choose one of the following options:
  - Remove tag from RF field
  - Use Present Password command with a wrong password
  - Use Present\_Password command to open security session of another Area (using a different password identifier). Opening a new security session (user or configuration) automatically close the previously opened one (even if the new opening fails)

Note:

In case of merged AREA1 + AREA2 (MEM\_ORG=1b), the Security session opening is different:

- The 64bits password is presented with one Present\_Password operation,
- Write\_Password command still applies on 32x bits password. Thus update of the 64bits shall be done by 2x Write\_Password operations, with AREA1 password Id & with AREA2 password Id,

5

DS12114 Rev 4 29/80

MSv45844V2

Figure 12. Security sessions management ST25DV02K-W out of RF field Field ON Field OFF All security sessions Any other closed command Present any password not OK Present PWD\_x OK Security session x Any other opened command (y closed) Present Present PWD\_x OK PWD\_y OK Security session y Any other opened

(x closed)

command

Figure 12 describes the mechanism to open/close the security sessions.



### 5.2.3 User memory protection

- AREA0 (composed of a single block= block0):
  - It is always readable,
  - It can only be individually write locked by issuing a Lock Single Block command.
     This lock is permanent,
  - User needs no password to lock block 0,
  - Locking block 0 is possible even if the configuration is locked (LOCK CFG=1).
- AREA1, AREA2 and PWM\_CTRL areas:
  - Protections are independently defined by corresponding AiSA registers (A1SA, A2SA, APSA). See *Table 10: A1SA*, *Table 11: A2SA* and *Table 12: APSA* for details about available read and write protections.
  - When updating AiSA registers, the new protection value is effective immediately after the register write completion.

On factory delivery, user areas are not protected.

#### Retrieve the security status of a user memory block or byte

User can read a block security status by issuing following commands:

- · Get Multiple Blocks Security Status command
- Read Single Block with option flag set to 1
- Read Multiple Blocks with option flag set to 1

ST25DV02K-W1/2 will respond with a Block security status containing a Lock\_bit flag as specified in ISO 15693 standard. This lock\_bit flag is set to one if block is locked against write.

Such lock against write can be obtained by different ways:

- Either the Lock\_Block bit of the block has been set (permanent)
- Or security session is closed with protection in Write (RW\_PROTECTION\_Ax = 01b or 10b or 11b)
- Or security session is opened with protection on Write always forbidden (RW PROTECTION Ax = 11b)

#### 5.2.4 System configuration memory protection

By default, system memory is write protected.

To enable write access to system configuration registers, user must open the configuration security session by presenting a valid password PWM\_CFG (Id=03h) and system configuration must not be permanently locked (LOCK\_CFG=00h).

By default, user can read every system configuration registers, except passwords, LOCK DSFID and LOCK AFI.

4

DS12114 Rev 4 31/80

#### Configuration lock:

- Write access to system configuration registers can be permanently locked by writing 01h in the LOCK\_CFG register.
- User cannot unlock system configuration if LOCK\_CFG=01h, even after opening configuration security session (Lock is definitive).
- When system configuration is locked (LOCK\_CFG=01h), it is still possible to change passwords (PWD A1, PWD A2, PWD PWM, PWD CFG).
- When system configuration is locked (LOCK\_CFG=01h), it is still possible to lock AFI & DSFID registers (as described here after).

#### Device identification registers:

- AFI and DFSID registers can be independently locked by user, issuing respectively a Lock AFI and a Lock DSFID command. Lock is definitive: once locked, AFI and DSFID registers cannot be unlocked.
- Other device identification registers (IC\_REF, UID) are read only registers.

## 5.3 TruST25™ Digital Signature

ST25DV02K-W supports TruST25™ digital signature feature that allows to verify the authenticity of the device, based on a unique digital signature.

TruST25™ solution encompasses secure industrialization processes and tools deployed by STMicroelectronics to generate, store and check the signature in the device.

Please refer to "ANxxxx – ST25DV02K-W TruST25™ Digital Signature" available under NDA, for more details on how to use it. Please contact your STMicroelectronics sales office to get this documentation.

## 5.4 Device Parameter Registers

Table 20. LOCK DSFID<sup>(1)</sup>

	Command	Lock DSFID (cmd code 2Ah)	
Bit	Туре	WO if DSFID not locked	
	Name	Function	Factory Value
b0	LOCK_DSFID	0: DSFID is not locked 1: DSFID is locked	0b
b7-b1	RFU	-	0000000b

1. Refer to Table 4: System configuration memory map for the LOCK DSFID register.

## Table 21. LOCK\_AFI<sup>(1)</sup>

	Command	Lock AFI (cmd code 28h)	
Bit	Туре	WO if AFI not locked	
	Name	Function	Factory Value
b0	LOCK_AFI	0: AFI is not locked 1: AFI is locked	0b
b7-b1	RFU	-	0000000b

<sup>1.</sup> Refer to *Table 4: System configuration memory map* for the LOCK\_AFI register.

### Table 22. DSFID<sup>(1)</sup>

D:4	Command	Inventory (cmd code 01h) Get System Info (cmd code 2Bh) Write DSFID (cmd code 28h)	
Bit	Type	R always, W if DSFID not locked	
	Name	Function	Factory Value
b7-b0	DSFID	ISO/IEC 15693 Data Storage Format Identifier	00h

<sup>1.</sup> Refer to Table 4: System configuration memory map for the DSFID register.

## Table 23. AFI<sup>(1)</sup>

Bit	Command	Inventory (cmd code 01h) Get System Info (cmd code 2Bh) Write AFI (cmd code 27h)	
	Туре	R always, W if AFI not locked	
	Name	Function	Factory Value
b7-b0	AFI	ISO/IEC 15693 Application Family Identifier	00h

<sup>1.</sup> Refer to *Table 4: System configuration memory map* for the AFI register.

## Table 24. IC\_REF<sup>(1)</sup>

	Command	Get System Info (cmd code 2Bh)	
Bit	Туре	RO	
	Name	Function	Factory Value
b7-b0	IC_REF	ISO/IEC 15693 IC Reference	38/39h <sup>(2)</sup>

<sup>1.</sup> Refer to *Table 4: System configuration memory map* for the IC\_REF register.



DS12114 Rev 4 33/80

<sup>2. 38</sup>h applies to ST25DV02K-W1, 39h applies to ST25DV02K-W2.

Table 25. UID<sup>(1)</sup>

	Command	Inventory (cmd code 01h) Get System Info (cmd code 2Bh)	
Bit	Туре	RO	
	Name	Function	Factory Value
b7-b0		ISO/IEC 15693 UID byte 0 (LSB)	
b7-b0		ISO/IEC 15693 UID byte 1	
b7-b0		ISO/IEC 15693 UID byte 2	IC manufacturer serial number
b7-b0	UID	ISO/IEC 15693 UID byte 3	
b7-b0		ISO/IEC 15693 UID byte 4	
b7-b0		ISO/IEC 15693 UID byte 5: ST Product code	38/39 <sup>(2)</sup> h
b7-b0		ISO/IEC 15693 UID byte 6: IC Mfg code	02h
b7-b0		ISO/IEC 15693 UID byte 7 (MSB)	E0h

<sup>1.</sup> Refer to *Table 4: System configuration memory map* for the UID register.

57

<sup>2. 38</sup>h applies to ST25DV02K-W1, 39h applies to ST25DV02K-W2

## 6 RF Operations

Contactless exchanges are performed as specified by ISO/IEC 15693 and NFC Forum Type 5 Tag. The ST25DV02K-W1/2 communicates via the 13.56 MHz carrier electromagnetic wave on which incoming data are demodulated from the received signal amplitude modulation (ASK: amplitude shift keying). The received ASK wave is 10% or 100% modulated with a data rate of 1.6 Kbit/s using the 1/256 pulse coding mode or a data rate of 26 Kbit/s using the 1/4 pulse coding mode.

Outgoing data are generated by the ST25DV02K-W1/2 load variation using Manchester coding with one or two subcarrier frequencies at 423 kHz and 484 kHz. Data are transferred from the ST25DV02K-W1/2 at 6.6 Kbit/s in low data rate mode and 26 Kbit/s in high data rate mode.

The ST25DV02K-W1/2 follows ISO/IEC 15693 and NFC Forum Type 5 Tag recommendation for radio-frequency power and signal interface and for anticollision and transmission protocol.

#### 6.1 RF communication

#### 6.1.1 Access to an ISO/IEC 15693 device

The dialog between the "reader" and the ST25DV02K-W1/2 takes place as follows:

- activation of the ST25DV02K-W1/2 by the operating field of the reader,
- transmission of a command by the reader (ST25DV02K-W1/2 detects carrier amplitude modulation)
- transmission of a response by the ST25DV02K-W1/2 using load modulation.

These operations use the power transfer and communication signal interface described below. This technique is called RTF (Reader talk first).

#### Operating field

The ST25DV02K-W1/2 operates continuously between the minimum and maximum values of the electromagnetic field H defined in *Table 92: RF characteristics*. The Reader has to generate a field within these limits.

#### Power transfer

Power is transferred to the ST25DV02K-W1/2 by radio frequency at 13.56 MHz via coupling antennas in the ST25DV02K-W1/2 and the Reader. The operating field of the reader is transformed on the ST25DV02K-W1/2 antenna to an AC voltage which is rectified, filtered and internally regulated. During communications, the amplitude modulation (ASK) on this received signal is demodulated by the ASK demodulator

#### Frequency

The ISO 15693 standard defines the carrier frequency ( $f_C$ ) of the operating field as 13.56 MHz  $\pm 7$  kHz.



DS12114 Rev 4 35/80

## 6.2 RF protocol

## 6.2.1 Description

The transmission protocol (or simply "the protocol") defines the mechanism used to exchange instructions and data between the VCD (Vicinity Coupling Device) and the VICC (Vicinity integrated circuit card) in both directions. It is based on the concept of "VCD talks first". The ST25DV02K-W1/2 acts as the VICC.

This means that a ST25DV02K-W1/2 does not start transmitting unless it has received and properly decoded an instruction sent by the VCD. The protocol is based on an exchange of:

- a reguest from the VCD to the ST25DV02K-W1/2,
- a response from the ST25DV02K-W1/2 to the VCD.

Each request and each response are contained in a frame. The frames are delimited by a Start of Frame (SOF) and End of Frame (EOF).

VCD

Request frame

Response frame

Response frame

Response frame

Response frame

Figure 13. ST25DV02K-W1/2 protocol timing

### 6.2.2 Supported states

- Power-off
- Ready
- Quiet
- Selected

Transitions between these states are specified in Figure 14: ST25DV02K-W1/2 state transition diagram and Table 26: ST25DV02K-W1/2 response depending on Request flags.

#### Power-off state

The ST25DV02K-W1/2 is in RF Power-off state when it does not receive enough energy from the VCD.

#### Ready state

The ST25DV02K-W1/2 is in the Ready state when it receives enough energy from the VCD. When in the Ready state, the ST25DV02K-W1/2 answers any request where the Select flag is not set.



#### **Quiet state**

When in the Quiet state, the ST25DV02K-W1/2 answers any request with the Address\_flag set, except for Inventory requests.

## Selected state

In the Selected state, the ST25DV02K-W1/2 answers any request in all modes (see *Section 6.2.3: Modes*):

- Request in Select mode with the Select\_flag set
- Request in Addressed mode if the UID matches
- Request in Non-Addressed mode as it is the mode for general requests

Table 26. ST25DV02K-W1/2 response depending on Request\_flags

	Addr	ess_flag	Select_flag		
Flags	1 Addressed	0 Non addressed	1 Selected	0 Non selected	
ST25DV02K-W1/2 in Ready or Selected state (Devices in Quiet state do not answer)	-	Х	-	х	
ST25DV02K-W1/2 in Selected state	-	Х	Х	-	
ST25DV02K-W1/2 in Ready, Quiet or Selected state (the device which matches the UID)	х	-	-	х	
Error (03h) or no response (command dependent)	Х	-	Х	-	



DS12114 Rev 4 37/80




Figure 14. ST25DV02K-W1/2 state transition diagram

1. The ST25DV02K-W1/2 returns to the Power Off state if the tag is out of the field for at least t<sub>RF\_OFF</sub>.

The intention of the state transition method is that only one ST25DV02K-W1/2 should be in the Selected state at a time.

When the Select\_flag is set to 1, the request shall NOT contain a unique ID.

When the address\_flag is set to 0, the request shall NOT contain a unique ID.

### **6.2.3** Modes

The term "mode" refers to the mechanism used in a request to specify the set of ST25DV02K-W1/2 devices that shall execute the request.

#### Addressed mode

When the Address\_flag is set to 1 (Addressed mode), the request contains the Unique ID (UID) of the addressed ST25DV02K-W1/2.

Any ST25DV02K-W1/2 that receives a request with the Address\_flag set to 1 compares the received Unique ID to its own. If it matches, then the ST25DV02K-W1/2 executes the request (if possible) and returns a response to the VCD as specified in the command description.

If the UID does not match, then it remains silent.

## Non-addressed mode (general request)

When the Address\_flag is cleared to 0 (Non-Addressed mode), the request does not contain a Unique ID.



#### Select mode

When the Select\_flag is set to 1 (Select mode), the request does not contain a unique ID. The ST25DV02K-W1/2 in the Selected state that receives a request with the Select\_flag set to 1 executes it and returns a response to the VCD as specified in the command description.

Only the ST25DV02K-W1/2 in the Selected state answers a request where the Select\_flag is set to 1.

The system design ensures that only one ST25DV02K-W1/2 can be in the Select state at a time.

## 6.2.4 Request format

The request consists of:

- an SOF,
- flags,
- a command code,
- parameters and data,
- a CRC,
- an EOF.

#### Table 27. General request format

S O F	Request_flags	Command code	Parameters	Data	2 byte CRC	ЕOF	
-------------	---------------	--------------	------------	------	---------------	-----	--

## 6.2.5 Request flags

In a request, the "flags" field specifies the actions to be performed by the ST25DV02K-W1/2 and whether corresponding fields are present or not.

The flags field consists of eight bits. Bit 3 (Inventory\_flag) of the request flag defines the contents of the four MSBs (bits 5 to 8). When bit 3 is reset (0), bits 5 to 8 define the ST25DV02K-W1/2 selection criteria. When bit 3 is set (1), bits 5 to 8 define the ST25DV02K-W1/2 Inventory parameters.

Table 28. Definition of request flags 1 to 4

Bit No	Flag	Level	Description
Bit 1	Subcarrier_flag <sup>(1)</sup>		A single subcarrier frequency is used by the ST25DV02K-W1/2
		1	Two subcarriers are used by the ST25DV02K-W1/2

577

DS12114 Rev 4 39/80

Table 28. Definition of request flags 1 to 4 (continued)

Bit No	No Flag Level		Description
Bit 2	Data rate flag <sup>(2)</sup>	0	Low data rate is used
DIL Z	Data_rate_flag(=/	1	High data rate is used
Bit 3	Inventory_flag	0	The meaning of flags 5 to 8 is described in <i>Table 29:</i> Request flags 5 to 8 when inventory_flag, Bit 3 = 0
DIL 3		1	The meaning of flags 5 to 8 is described in <i>Table 30:</i> Request flags 5 to 8 when inventory_flag, Bit 3 = 1
Bit 4	Protocol_extension_flag	0	No Protocol format extension
BIL 4		1	Protocol format extension. Reserved for future use.

- $1. \quad Subcarrier\_flag \ refers \ to \ the \ ST25DV02K-W1/2-to-VCD \ communication.$
- $2. \quad \mathsf{Data\_rate\_flag} \ \mathsf{refers} \ \mathsf{to} \ \mathsf{the} \ \mathsf{ST25DV02K\text{-}W1/2\text{-}to\text{-}VCD} \ \mathsf{communication}.$

Table 29. Request flags 5 to 8 when inventory\_flag, Bit 3 = 0

Bit nb	Flag	Level	Description
Bit 5	Select flag <sup>(1)</sup>	0	The request is executed by any ST25DV02K-W1/2 according to the setting of Address_flag
Dit 3		1	The request is executed only by the ST25DV02K-W1/2 in Selected state
	Address flag	0	The request is not addressed. UID field is not present. The request is executed by all ST25DV02K-W1/2s.
Bit 6		1	The request is addressed. UID field is present. The request is executed only by the ST25DV02K-W1/2 whose UID matches the UID specified in the request.
Bit 7	Ontion flag	0	Option not activated.
DIL 7	Option flag	1	Option activated.
Bit 8	RFU	0	-

<sup>1.</sup> If the Select\_flag is set to 1, the Address\_flag is set to 0 and the UID field is not present in the request.

Table 30. Request flags 5 to 8 when inventory\_flag, Bit 3 = 1

Bit nb	Flag	Level	Description
Bit 5 AFI flag		0	AFI field is not present
		1	AFI field is present
Dit C Nib plate flow		0	16 slots
Dit 0	Bit 6 Nb_slots flag		1 slot
Bit 7	Option flag	0	-
Bit 8	RFU	0	-



## 6.2.6 Response format

The response consists of:

- an SOF,
- flags,
- parameters and data,
- a CRC,
- an EOF.

Table 31. General response format

S O Response_flags F	Parameters	Data	2 byte CRC	E O F
----------------------------	------------	------	---------------	-------------

## 6.2.7 Response flags

In a response, the flags indicate how actions have been performed by the ST25DV02K-W1/2 and whether corresponding fields are present or not. The response flags consist of eight bits.

Table 32. Definitions of response flags 1 to 8

Bit Nb	Flag	Level	Description
Bit 1	Error_flag	0	No error
DIL I	it   Elloi_liag		Error detected. Error code is in the "Error" field.
Bit 2	RFU	0	-
Bit 3	RFU	0	-
Bit 4	RFU	0	-
Bit 5	RFU	0	-
Bit 6	RFU	0	-
Bit 7	RFU	0	-
Bit 8	RFU	0	-

DS12114 Rev 4 41/80

## 6.2.8 Response and error code

If the Error\_flag is set by the ST25DV02K-W1/2 in the response, the Error code field is present and provides information about the error that occurred.

Error codes not specified in *Table 33: Response error code definition* are reserved for future use.

Error code Meaning 01hCommand is not supported. 02h Command is not recognized (format error). 03h The option is not supported. 0Fh Error with no information given. The specified block is not available. 10h 11h The specified block is already locked and thus cannot be locked again. 12h The specified block is locked and its contents cannot be changed. 13h The specified block was not successfully programmed. 14h The specified block was not successfully locked. 15h The specified block is protected in read. No response It could indicate illegal programming.

Table 33. Response error code definition

## 6.3 Timing definition

#### t<sub>1</sub>: VICC response delay

Upon detection of the rising edge of the EOF received from the VCD, the ST25DV02K-W1/2 waits for a t<sub>1nom</sub> time before transmitting its response to a VCD request or switching to the next slot during an inventory process. Values of t<sub>1</sub> are given in *Table 34: Timing values*.

#### t<sub>2</sub>: VCD new request delay

 $t_2$  is the time after which the VCD may send an EOF to switch to the next slot when one or more ST25DV02K-W1/2 responses have been received during an Inventory command. It starts from the reception of the EOF from the ST25DV02K-W1/2s.

The EOF sent by the VCD may be either 10% or 100% modulated regardless of the modulation index used for transmitting the VCD request to the ST25DV02K-W1/2.

 $t_2$  is also the time after which the VCD may send a new request to the ST25DV02K-W1/2, as described in *Figure 13: ST25DV02K-W1/2 protocol timing*.

Values of t<sub>2</sub> are given in *Table 34: Timing values*.

### t<sub>3</sub>: VCD new request delay when no response is received from the VICC

 $t_3$  is the time after which the VCD may send an EOF to switch to the next slot when no ST25DV02K-W1/2 response has been received.



The EOF sent by the VCD may be either 10% or 100% modulated regardless of the modulation index used for transmitting the VCD request to the ST25DV02K-W1/2.

From the time the VCD has generated the rising edge of an EOF:

- If this EOF is 100% modulated, the VCD waits for a time at least equal to t<sub>3min</sub> for 100% modulation before sending a new EOF.
- If this EOF is 10% modulated, the VCD waits for a time at least equal to t<sub>3min</sub> for 10% modulation before sending a new EOF.

Table 34. Timing values<sup>(1)</sup>

		<u> </u>			
	Minimum (ı	min) values	Naminal (nam) valuas	Maximum (max) values	
	100% modulation 10% modulation		Nominal (nom) values	Maximum (max) values	
t <sub>1</sub>	4320 / f <sub>c</sub> =	= 318.6 µs	4352 / f <sub>c</sub> = 320.9 µs	4384 / $f_c$ = 323.3 $\mu s^{(2)}$	
t <sub>2</sub>	4192 / f <sub>c</sub> =	= 309.2 µs	No t <sub>nom</sub>	No t <sub>max</sub>	
t <sub>3</sub>	$t_{1max}^{(3)(3)} + t_{SOF}^{(4)}$	$t_{1max}^{(3)} + t_{NRT}^{(5)} + t_{2min}$	No t <sub>nom</sub>	No t <sub>max</sub>	

- 1. The tolerance of specific timings is  $\pm 32/f_C$ .
- 2. VCD request will not be interpreted during the first milliseconds following the field rising.
- 3. t<sub>1max</sub> does not apply for write-alike requests. Timing conditions for write-alike requests are defined in the command description.
- 4. t<sub>SOF</sub> is the time taken by the ST25DV02K-W1/2 to transmit an SOF to the VCD. t<sub>SOF</sub> depends on the current data rate: High data rate or Low data rate
- t<sub>NRT</sub> is the nominal response time of the ST25DV02K-W1/2. t<sub>NRT</sub> depends on VCD to ST25DV02K-W1/2 data rate and subcarrier modulation mode.



DS12114 Rev 4 43/80

## 6.4 RF Commands

The ST25DV02K-W1/2 supports the following RF command set:

- **Inventory**, used to perform the anticollision sequence.
- **Stay Quiet**, used to put the ST25DV02K-W1/2 in quiet mode, where it does not respond to any inventory command.
- Read Single Block, used to output the 32 bit of the selected block and its locking status.
- Write Single Block, used to write and verify the new content for an update of a 32 bit block, provided that it is not in a locked memory area.
- Lock Block, used to write the blocks security status bits (protect against writing).
- Read Multiple Blocks, used to read the selected blocks in a unique area, and send back their value.
- **Select**, used to select the ST25DV02K-W1/2. After this command, the ST25DV02K-W1/2 processes all Read/Write commands with Select\_flag set.
- Reset to Ready, used to put the ST25DV02K-W1/2 in the ready state.
- Write AFI, used to write the 8-bit value in the AFI register.
- Lock AFI, used to lock the AFI register.
- Write DSFID, used to write the 8-bit value in the DSFID register.
- Lock DSFID, used to lock the DSFID register.
- Get System information, used to provide the standard system information values.
- **Get multiple block security status**, used to send the security status of the selected block.
- Read Configuration, used to read configuration registers.
- Write Configuration, used to write configuration registers.
- Write Password, used to change password of an opened security session.
- Present Password, used to present a password and to open a security session.

Their codes are given in *Table 35*.

Table 35. Command codes

Command code	Function		
01h	Inventory		
02h	Stay Quiet		
20h	Read Single Block		
21h	Write Single Block		
22h	Lock block		
23h	Read Multiple Blocks		
25h	Select		
26h	Reset to Ready		
27h	Write AFI		

Command code	Function
28h	Lock AFI
29h	Write DSFID
2Ah	Lock DSFID
2Bh	Get System Info
2Ch	Get Multiple Block Security Status
A0h	Read Configuration
A1h	Write Configuration
B1h	Write Password
B3h	Present Password



In case of a valid command, the following paragraphs describe the expected behavior for each command.

But in case of an invalid command, in a general manner, the ST25DV02K-W1 ST25DV02K-W2 behaves as follow:

- 1. If flag usage is incorrect, the error code 03h will be issued only if the right UID is used in the command, otherwise no response will be issued.
- 2. The code error 02h will be issued if the custom command is used with the manufacturer code different from the ST one

## 6.4.1 Inventory

Upon receiving the Inventory request, the ST25DV02K-W1/2 runs the anticollision sequence. The Inventory\_flag is set to 1. The meaning of flags 5 to 8 is shown in *Table 30:* Request flags 5 to 8 when inventory\_flag, Bit 3 = 1.

- The Request flags
- the Inventory command code (001)
- AFI if the AFI flag is set
- Mask length
- Mask value if mask length is different from 0
- the CRC

The ST25DV02K-W1/2 does not generate any answer in case of error.

Table 36. Inventory request format

Request SOF	Request_flags	Inventory	Optional AFI	Mask length	Mask value	CRC16	Request EOF
-	8 bits	01h	8 bits	8 bits	0 - 64 bits	16 bits	-

The response contains:

- the flags
- the Unique ID

**Table 37. Inventory response format** 

Response SOF	Response_flags	DSFID	UID	CRC16	Response EOF
-	8 bits	8 bits	64 bits	16 bits	-

During an Inventory process, if the VCD does not receive an RF ST25DV02K-W1/2 response, it waits for a time  $t_3$  before sending an EOF to switch to the next slot.  $t_3$  starts from the rising edge of the request EOF sent by the VCD.

- If the VCD sends a 100% modulated EOF, the minimum value of  $t_3$  is:  $t_3 min = 4384/f_C (323.3 \mu s) + t_{SOF}$
- If the VCD sends a 10% modulated EOF, the minimum value of  $t_3$  is:  $t_3$ min = 4384/ $f_C$  (323.3 $\mu$ s) +  $t_{NRT}$  +  $t_{2min}$

5

DS12114 Rev 4 45/80

where:

- t<sub>SOF</sub> is the time required by the ST25DV02K-W1/2 to transmit an SOF to the VCD,
- t<sub>NRT</sub> is the nominal response time of the ST25DV02K-W1/2.

 $t_{\mbox{\footnotesize{NRT}}}$  and  $t_{\mbox{\footnotesize{SOF}}}$  are dependent on the ST25DV02K-W1/2-to-VCD data rate and subcarrier modulation mode.

Note: In case of error, no response is sent by ST25DV02K-W1 ST25DV02K-W2.

## 6.4.2 Stay Quiet

On receiving the Stay Quiet command, the ST25DV02K-W1/2 enters the Quiet state if no error occurs, and does NOT send back a response. There is NO response to the Stay Quiet command even if an error occurs. The Option\_flag is not supported. The Inventory\_flag must be set to 0.

When in the Quiet state:

- the ST25DV02K-W1/2 does not process any request if the Inventory\_flag is set,
- the ST25DV02K-W1/2 processes any request with Address\_flag set.

The ST25DV02K-W1/2 exits the Quiet state when:


- it is reset (power off),
- receiving a Select request. It then goes to the Selected state,
- receiving a Reset to Ready request. It then goes to the Ready state.

Table 38. Stay Quiet request format

Request SOF	Request flags Stay Quiet		UID	CRC16	Request EOF
- 8 bits		02h	64 bits	16 bits	-

The Stay Quiet command must always be executed in Addressed mode (Select\_flag is reset to 0 and Address\_flag is set to 1).

Figure 15. Stay Quiet frame exchange between VCD and ST25DV02K-W1/2



## 6.4.3 Read Single Block

On receiving the Read Single Block command, the ST25DV02K-W1/2 reads the requested block and sends back its 32-bit value in the response. The Option\_flag is supported, when set response include the Block Security Status. The Inventory\_flag must be set to 0.



Block number is coded on 1 Byte.

Table 39. Read Single Block request format

Request SOF	Request_flags	Read Single Block	UID <sup>(1)</sup>	Block number	CRC16	Request EOF
-	8 bits	20h	64 bits	8 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

### Request parameters:

- Request flags
- UID (optional)
- Block number

Table 40. Read Single Block response format when Error\_flag is NOT set


Response SOF	Response_flags	Block security status <sup>(1)</sup>	Data	CRC16	Response EOF
-	8 bits	8 bits	32 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

#### Response parameters:

- Block security status if Option\_flag is set (see *Table 41: Block security status*)
- Four bytes of block data

## Table 41. Block security status



#### Table 42. Read Single Block response format when Error\_flag is set


Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

## Response parameter:

- Error code as Error\_flag is set
  - 03h: command option not supported
  - 0Fh: error with no information
  - 10h: the specified block is not available
  - 15h: the specified block is read-protected

DS12114 Rev 4 47/80

Figure 16. Read Single Block frame exchange between VCD and ST25DV02K-W1/2



## 6.4.4 Write Single Block

On receiving the Write Single Block command, the ST25DV02K-W1/2 writes the data contained in the request to the targeted block and reports whether the write operation was successful in the response. When the Option\_flag is set, wait for EOF to respond. The Inventory\_flag must be set to 0.

During the RF write cycle  $W_t$ , there should be no modulation (neither 100% nor 10%), otherwise the ST25DV02K-W1/2 may not program correctly the data into the memory. Block number is coded on 1 Byte.

**Table 43. Write Single Block request format** 

Request SOF	Request_flags	Write Single Block	UID <sup>(1)</sup>	Block number	Data	CRC16	Request EOF
-	8 bits	21h	64 bits	8 bits	32 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

#### Request parameters:

- Request flags
- UID (optional)
- Block number
- Data

Table 44. Write Single Block response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

#### Response parameter:

• No parameter. The response is sent back after the writing cycle.


Table 45. Write Single Block response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-



- Error code as Error\_flag is set<sup>(a)</sup>:
  - 03h: command option not supported
  - 0Fh: error with no information given
  - 10h: the specified block is not available
  - 12h: the specified block is locked or protected and its contents cannot be changed
  - 13h: the specified block was not successfully programmed

Figure 17. Write Single Block frame exchange between VCD and ST25DV02K-W1/2



#### 6.4.5 Lock block

On receiving the Lock block request, the ST25DV02K-W1/2 locks the corresponding block value permanently and protects its content against new writing.

Lock block command is applicable and successful, if and only if the block is not protected in Write (ie, the block is not already locked, or protected in Write by password).

The Option\_flag is supported, when set wait for EOF to respond. The Inventory\_flag must be set to 0.

During the RF write cycle  $W_t$ , there should be no modulation (neither 100% nor 10%), otherwise the ST25DV02K-W1/2 may not lock correctly the block value in memory.

Table 46. Lock block request format

Request SOF	Request_flags	Lock block	UID <sup>(1)</sup>	block number	CRC16	Request EOF
-	8 bits	22h	64 bits	8 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

47/

DS12114 Rev 4 49/80

a. For more details, see Figure 5: Memory organization

#### Request parameter:

- Request Flags
- UID (optional)
- Block number

Table 47. Lock block response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

## Response parameter:

No parameter


Table 48. Lock single block response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

#### Response parameter:

- Error code as Error\_flag is set
  - 03h: command option not supported
  - 10h: block not available
  - 11h: the specified block is already locked and thus cannot be locked again
  - 14h: the specified block was not successfully locked

Figure 18. Lock single block frame exchange between VCD and ST25DV02K-W1/2



## 6.4.6 Read Multiple Blocks

When receiving the Read Multiple Block command, the ST25DV02K-W1/2 reads the selected blocks and sends back their value in multiples of 32 bits in the response. The blocks are numbered from 00h to FFh in the request and the value is minus one (-1) in the



field. For example, if the "Number of blocks" field contains the value 06h, seven blocks are read. If the number of blocks overlaps areas, the ST25DV02K-W1/2 returns an error code. When the Option\_flag is set, the response returns the Block Security Status. The Inventory\_flag must be set to 0.

Block number is coded on 1 Byte.

Table 49. Read Multiple Block request format

Request SOF	Request_ flags	Read Multiple Block	UID <sup>(1)</sup>	First block number	Number of blocks	CRC16	Request EOF
-	8 bits	23h	64 bits	8 bits	8 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

#### Request parameters:

- Request flags
- UID (optional)
- First block number
- Number of blocks

Table 50. Read Multiple Block response format when Error\_flag is NOT set

Response SOF	Response_ flags	Block security status <sup>(1)</sup>	Data	CRC16	Response EOF
-	8 bits	8 bits <sup>(2)</sup>	32 bits <sup>(2)</sup>	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

#### Response parameters:

- Block security status if Option\_flag is set (see *Table 51: Block security status*)
- N blocks of data

Table 51. Block security status

b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	$b_3$	$b_2$	b <sub>1</sub>	b <sub>0</sub>
		Reserv		0: Current block not locked			
All at 0.							1: Current block locked

Table 52. Read Multiple Block response format when Error\_flag is set


Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

DS12114 Rev 4 51/80

<sup>2.</sup> Repeated as needed.

- Error code as Error\_flag is set:
  - 03h: command option is not supported
  - 0Fh: error with no information given
  - 10h: the specified block is not available
  - 15h: the specified block is read-protected

## Figure 19. Read Multiple Block frame exchange between VCD and ST25DV02K-W1/2



## 6.4.7 Select

When receiving the Select command:

- If the UID is equal to its own UID, the ST25DV02K-W1/2 enters or stays in the Selected state and sends a response.
- If the UID does not match its own UID, the selected ST25DV02K-W1/2 returns to the Ready state and does not send a response.

The ST25DV02K-W1/2 answers an error code only if the UID is equal to its own UID. If not, no response is generated. If an error occurs, the ST25DV02K-W1/2 remains in its current state. The Option\_flag is not supported. The Inventory\_flag must be set to 0.

Table 53. Select request format

Request SOF	Request_flags	Select	UID	CRC16	Request EOF
-	8 bits	25h	64 bits	16 bits	-

Request parameter:

- Request flags
- UID

Table 54. Select Block response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF	
-	8 bits	16 bits	-	

Response parameter:

No parameter




Table 55. Select response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

- Error code as Error\_flag is set:
  - 03h: the option is not supported
  - 0Fh: error with no information given

Figure 20. Select frame exchange between VCD and ST25DV02K-W1/2



## 6.4.8 Reset to Ready

On receiving a Reset to Ready command, the ST25DV02K-W1/2 returns to the Ready state if no error occurs. In the Addressed mode, the ST25DV02K-W1/2 answers an error code only if the UID is equal to its own UID. If not, no response is generated. The Option\_flag is not supported. The Inventory\_flag must be set to 0.

Table 56. Reset to Ready request format

Request SOF	Request_flags	Reset to Ready	UID <sup>(1)</sup>	CRC16	Request EOF
-	8 bits	26h	64 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

### Request parameter:

- Request flags
- ID (optional)

Table 57. Reset to Ready response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

57

DS12114 Rev 4 53/80

No parameter


Table 58. Reset to ready response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

#### Response parameter:

- Error code as Error\_flag is set:
  - 03h: the option is not supported
  - 0Fh: error with no information given

Figure 21. Reset to Ready frame exchange between VCD and ST25DV02K-W1/2



## 6.4.9 Write AFI

On receiving the Write AFI request, the ST25DV02K-W1/2 programs the 8-bit AFI value to its memory. When the Option\_flag is set, wait for EOF to respond. The Inventory\_flag must be set to 0.

During the RF write cycle  $W_t$ , there should be no modulation (neither 100% nor 10%), otherwise the ST25DV02K-W1/2 may not write correctly the AFI value into the memory.

Table 59. Write AFI request format

Request SOF	Request_flags	Write AFI	UID <sup>(1)</sup>	AFI	CRC16	Request EOF
-	8 bits	27h	64 bits	8 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

#### Request parameter:

- Request flags
- UID (optional)
- AFI

577

Table 60. Write AFI response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

No parameter


Table 61. Write AFI response format when Error\_flag is set

Response SOF	Response_ flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

#### Response parameter:

- Error code as Error\_flag is set
  - 03h: command option is not supported
  - 0Fh: error with no information given
  - 12h: the specified block is locked and its contents cannot be changed
  - 13h: the specified block was not successfully programmed

Figure 22. Write AFI frame exchange between VCD and ST25DV02K-W1/2



### 6.4.10 Lock AFI

On receiving the Lock AFI request, the ST25DV02K-W1/2 locks the AFI value permanently. When the Option\_flag is set, wait for EOF to respond.

During the RF write cycle  $W_t$ , there should be no modulation (neither 100% nor 10%), otherwise the ST25DV02K-W1/2 may not lock correctly the AFI value in memory. The Inventory\_flag must be set to 0.

57

DS12114 Rev 4 55/80

Table 62. Lock AFI request format

Request SOF	Request_flags	Lock AFI	UID <sup>(1)</sup>	CRC16	Request EOF
-	8 bits	28h	64 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

## Request parameter:

- Request Flags
- UID (optional)

Table 63. Lock AFI response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

## Response parameter:

No parameter


Table 64. Lock AFI response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

## Response parameter:

- Error code as Error\_flag is set
  - 03h: command option is not supported
  - 0Fh: error with no information given
  - 11h: the specified block is already locked and thus cannot be locked again
  - 14h: the specified block was not successfully locked

Figure 23. Lock AFI frame exchange between VCD and ST25DV02K-W1/2





## 6.4.11 Write DSFID

On receiving the Write DSFID request, the ST25DV02K-W1/2 programs the 8-bit DSFID value to its memory. When the Option\_flag is set, wait for EOF to respond. The Inventory\_flag must be set to 0.

During the RF write cycle  $W_t$ , there should be no modulation (neither 100% nor 10%), otherwise the ST25DV02K-W1/2 may not write correctly the DSFID value in memory.

Table 65. Write DSFID request format

Request SOF	Request_flags	Write DSFID	UID <sup>(1)</sup>	DSFID	CRC16	Request EOF
-	8 bits	29h	64 bits	8 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

#### Request parameter:

- Request flags
- UID (optional)
- DSFID

Table 66. Write DSFID response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

## Response parameter:

No parameter

Table 67. Write DSFID response format when Error\_flag is set


Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

### Response parameter:

- Error code as Error\_flag is set
  - 03h: command option is not supported
  - 0Fh: error with no information given
  - 12h: the specified block is locked and its contents cannot be changed
  - 13h: the specified block was not successfully programmed

DS12114 Rev 4 57/80

Figure 24. Write DSFID frame exchange between VCD and ST25DV02K-W1/2



#### 6.4.12 Lock DSFID

On receiving the Lock DSFID request, the ST25DV02K-W1/2 locks the DSFID value permanently. When the Option\_flag is set, wait for EOF to respond. The Inventory\_flag must be set to 0."

During the RF write cycle  $W_t$ , there should be no modulation (neither 100% nor 10%), otherwise the ST25DV02K-W1/2 may not lock correctly the DSFID value in memory.

Table 68. Lock DSFID request format

Request SOF	Request_flags	Lock DSFID	UID <sup>(1)</sup>	CRC16	Request EOF
-	8 bits	2Ah	64 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

#### Request parameter:

- Request flags
- UID (optional)

Table 69. Lock DSFID response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

### Response parameter:

No parameter.


Table 70. Lock DSFID response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-



- Error code as Error\_flag is set:
  - 03h: command option is not supported
  - 0Fh: error with no information given
  - 11h: the specified block is already locked and thus cannot be locked again
  - 14h: the specified block was not successfully locked

Figure 25. Lock DSFID frame exchange between VCD and ST25DV02K-W1/2



## 6.4.13 Get System Info

When receiving the Get System Info command, the ST25DV02K-W1/2 sends back its information data in the response. The Option\_flag is not supported. The Get System Info can be issued in both Addressed and Non Addressed modes. The Inventory\_flag must be set to 0.

Table 71. Get System Info request format

Request SOF	Request_flags	Get System Info	UID <sup>(1)</sup>	CRC16	Request EOF
-	8 bits	2Bh	64 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

## Request parameter:

- Request flags
- UID (optional)

Table 72. Get System Info response format Error\_flag is NOT set

Response SOF	Response flags	Information flags	UID	DSFID	AFI	Memory size	IC ref.	CRC16	Response EOF
-	00h	0Fh	64 bits	8 bits	8 bits	033Fh	8 bits	16 bits	-

DS12114 Rev 4 59/80

- Information flags set to 0Fh. DSFID, AFI and IC reference fields are present.
- UID code on 64 bits
- DSFID value
- AFI value
- Memory Size on 16 bits:
  - 8-MSB = Block size in number of Bytes
  - 8-LSB = User Data size in number of Blocks
- ST25DV02K-W1/2 IC reference: the 8 bits are significant.


Table 73. Get System Info response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	01h	8 bits	16 bits	-

#### Response parameter:

- Error code as Error\_flag is set:
  - 03h: Option not supported
  - 0Fh: error with no information given

Figure 26. Get System Info frame exchange between VCD and ST25DV02K-W1/2



## 6.4.14 Get Multiple Block Security Status

When receiving the Get Multiple Block Security Status command, the ST25DV02K-W1/2 sends back its security status for each address block: 0 when block is writable else 1 when block is locked for writing. The blocks security status are defined by the area security status (and the lock block status). The blocks are numbered from 00h up to the maximum memory block number in the request, and the value is minus one (–1) in the field. For example, a value of "06" in the "Number of blocks" field requests will return the security status of seven blocks. This command does not respond an error if number of blocks overlap areas.

The number of blocks is coded on 1 Byte. The Option\_flag is not supported. The Inventory\_flag must be set to 0.

Table 74. Get Multiple Block Security Status request format

Request SOF	Request _flags	Get Multiple Block Security Status	UID <sup>(1)</sup>	First block number	Number of blocks	CRC16	Request EOF	
-	8 bits	2Ch	64 bits	8 bits	8 bits	16 bits	-	

<sup>1.</sup> Gray color means that the field is optional.

## Request parameter:

- Request flags
- UID (optional)
- First block number
- Number of blocks

Table 75. Get Multiple Block Security Status response format when Error\_flag is NOT set


Response SOF	Response_flags	Block security status	CRC16	Response EOF
-	8 bits	8 bits <sup>(1)</sup>	16 bits	-

<sup>1.</sup> Repeated as needed.

## Response parameters:

Block security status

## Table 76. Block security status



## Table 77. Get Multiple Block Security Status response format when Error\_flag is set


Response SOF	Response_flags		CRC16	Response EOF	
-	8 bits	8 bits	16 bits	-	

## Response parameter:

- Error code as Error\_flag is set:
  - 03h: the option is not supported
  - 0Fh: error with no information given
  - 10h: the specified block is not available

DS12114 Rev 4 61/80

Figure 27. Get Multiple Block Security Status frame exchange between VCD and ST25DV02K-W1/2



## 6.4.15 Read Configuration

On receiving the Read Configuration command, the ST25DV02K-W1/2 reads the static system configuration register at the Pointer address and sends back its 8-bit value in the response.

The Option\_flag is not supported. The Inventory\_flag must be set to 0.

Table 78. Read Configuration request format

Request SOF	Request_flags	Read Configuration	IC Mfg code	UID <sup>(1)</sup>	Pointer	CRC16	Request EOF
-	8 bits	A0h	02h	64 bits	8 bits	16 bits	-

<sup>1.</sup> Gray color means that the field is optional.

Note:

Please refer to Table 4: System configuration memory map for details on register addresses.

Request parameters:

- System configuration register pointer
- UID (optional)

Table 79. Read Configuration response format when Error\_flag is NOT set

Response SOF	Response_flags	Register value	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

Response parameters:

• One byte of data: system configuration register


Table 80. Read Configuration response format when Error flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-



- Error code as Error\_flag is set
  - 02h: command not recognized
  - 03h: the option is not supported
  - 10h: block not available
  - OFh: error with no information given

Figure 28. Read Configuration frame exchange between VCD and ST25DV02K-W1/2



## 6.4.16 Write Configuration

The Write Configuration command is used to write system configuration register. The Write Configuration must be preceded by a valid presentation of the configuration password (03h) to open the configuration security session.

On receiving the Write Configuration command, the ST25DV02K-W1/2 writes the data contained in the request to the system configuration register at the Pointer address and reports whether the write operation was successful in the response or not.

When the Option flag is set, wait for EOF to respond. The Inventory flag is not supported.

During the RF write cycle  $W_t$ , there should be no modulation (neither 100% nor 10%), otherwise the ST25DV02K-W1/2 may not program correctly the data into the Configuration byte.

Table 81. Write Configuration request format

Request SOF	Request_ flags	Write Configuration	IC Mfg code	UID <sup>(1)</sup>	Pointer	Register Value <sup>(2)</sup>	CRC16	Request EOF
-	8 bits	A1h	02h	64 bits	8 bits	8 bits	16 bits	-

- 1. Gray color means that the field is optional.
- 2. Before updating the register value, check the meaning of each bit in previous sections.

#### Request parameters:

- Request flags
- Register pointer
- Register value
- UID (optional)

577

DS12114 Rev 4 63/80

Table 82. Write Configuration response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

Note:

Please refer to Table 4: System configuration memory map for details on register addresses.

#### Response parameter:

No parameter. The response is sent back after the writing cycle.


Table 83. Write Configuration response format when Error\_flag is set

Response SOF	SOF Response_flags	Error code	CRC16	Response EOF	
-	8 bits	8 bits	16 bits	-	

#### Response parameter:

- Error code as Error\_flag is set:
  - 02h: command not recognized
  - 03h: command option is not supported
  - 0Fh: error with no information given
  - 10h: block not available
  - 12h: block already locked, content can't change
  - 13h: the specified block was not successfully programmed

Figure 29. Write Configuration frame exchange between VCD and ST25DV02K-W1/2



#### 6.4.17 Write Password

On receiving the Write Password command, the ST25DV02K-W1/2 uses the data contained in the request to write the password and reports whether the operation was successful in the response. It is possible to modify a Password value only after issuing a valid Present password command (of the same password number). When the Option flag is set, wait for EOF to respond. Refer to Section 5.2: Data Protection for details on password Management. The Inventory flag must be set to 0.

After a successful write, the new value of the selected password is automatically activated.

Write Password command always applies on 32-bits password. When Area1 & Area2 are merged, the corresponding password is 64-bits length. In that case 2x independent Write Password commands are required to update the 64-bits equivalent password. Such update can be done in any order. Moreover only one of the 2x 32-bits password can be changed, the other password keeping its previous value.

- Note 1: During the RF write cycle time, Wt, there must be no modulation (neither 100% nor 10%), otherwise the ST25DV02K-W1/2 may not correctly program the data into the memory.
- Note 2: There is no anti-tearing mechanism during Write Password command. For this reason, the RF Field must be stable and V<sub>CC</sub> state (either ON or OFF) remains constant, during the whole Write Password command. If those conditions are not ensured, the command may not complete properly, and could imply a loss/corruption of password content, with no recovery capability.
- Note 3: It is recommended to use Write Password command in Addressed or Selected modes, in order to improve the system robustness. This allows to ensure that Password change is only applied to the concerned tag/UID.

Request Request Write IC Mfg **Password** Request  $UID^{(1)}$ CRC16 Data \_flags password code number **EOF** B1h 02h 64 bits 8 bits 8 bits 32 bits 16 bits

**Table 84. Write Password request format** 

#### Request parameter:

Request flags

SOF

- UID (optional)
- Password number:
  - 00h = PWD PWM
  - 01h = PWD AREA1
  - 02h = PWD AREA2
  - 03h = PWD CFG
  - other = Error
- Data

57/

<sup>1.</sup> Gray color means that the field is optional.

Table 85. Write Password response format when Error\_flag is NOT set

Response SOF	Response_flags  8 bits	CRC16	Response EOF
-	8 bits	16 bits	-

no parameter.


Table 86. Write Password response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-

#### Response parameter:

- Error code as Error\_flag is set:
  - 02h: command not recognized
  - 03h: command option not supported
  - 10h: the password number is incorrect
  - 12h: right not granted, previous Present Password command not successfully
  - 13h: the specified block was not successfully programmed

Figure 30. Write Password frame exchange between VCD and ST25DV02K-W1/2



## 6.4.18 Present Password

On receiving the Present Password command, the ST25DV02K-W1/2 compares the requested password with the data contained in the request and reports if the operation has been successful in the response. Refer to Section 5.2: Data Protection for details on password Management. After a successful command, the security session associated to the password is open as described in Section 5.2: Data Protection. The Option\_flag is not supported. The Inventory\_flag must be set to.



**Table 87. Present Password request format** 

Request SOF	Request_flags	Present Password	IC Mfg code	UID <sup>(1)</sup>	Password number	Password	CRC16	Request EOF
-	8 bits	B3h	02h	64 bits	8 bits	32 or 64 bits <sup>(2)</sup>	16 bits	-

- 1. Gray color means that the field is optional.
- 2. 64 bits password length only applies when AREA1 & AREA2 are merged in a single AREA.

#### Request parameter:

- Request flags
- UID (optional)
- Password Number:
  - 00h: PWD\_PWM --> 32-bits password,
  - 01h: PWD AREA1 --> 32-bits password,
  - 01h: PWD\_64 --> 64-bits password, in case of merged AREA1+AREA2,
  - 02h: PWD\_AREA2 --> 32-bits password,
  - 03h: PWD\_CFG --> 32-bits password,
  - Other: Error
- Password

Table 88. Present Password response format when Error\_flag is NOT set

Response SOF	Response_flags	CRC16	Response EOF
-	8 bits	16 bits	-

### Response parameter:

• No parameter. The response is sent back after the write cycle.

Table 89. Present Password response format when Error\_flag is set

Response SOF	Response_flags	Error code	CRC16	Response EOF
-	8 bits	8 bits	16 bits	-


## Response parameter:

- Error code as Error\_flag is set:
  - 02h: command not recognized
  - 03h: command option not supported
  - 0Fh: the present password is incorrect
  - 10h: the password number is incorrect

577

DS12114 Rev 4 67/80

Figure 31. Present Password frame exchange between VCD and ST25DV02K-W1/2



## 7 Unique identifier (UID)

The ST25DV02K-W1/2 is uniquely identified by a 64-bit unique identifier (UID). This UID complies with ISO/IEC 15963 and ISO/IEC 7816-6. The UID is a read-only code and comprises:

- 8-bits with a value of E0h,
- the IC manufacturer code "ST 02h" on 8 bits (ISO/IEC 7816-6/AM1),
- a unique serial number on 48 bits.

Table 90. UID format

MSB			LSB		
63	56	55 48	47	40	40 0
	0xE0	0x02		ST product code <sup>(1)</sup>	Unique serial number

<sup>1.</sup> See Table 25: UID for ST product code value definition.

With the UID, each ST25DV02K-W1/2 can be addressed uniquely and individually during the anticollision loop and for one-to-one exchanges between a VCD and an ST25DV02K-W1/2.



DS12114 Rev 4 69/80

## 8 Device parameters

## 8.1 Maximum rating

Stressing the device above the rating listed in *Table 91: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device, at these or any other conditions above those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 91. Absolute maximum ratings

Symbol	Parameter			Max.	Unit
_	Ambient operating temperature	Range 6	- 40	85	°C
T <sub>A</sub>	Ambient operating temperature	Range 8	- 40	105	
T <sub>STG</sub>	Storage temperature	SO8N, TSSOP8	-65	150	°C
T <sub>LEAD</sub>	Lead temperature during soldering			1)	°C
V <sub>MAX_1</sub> <sup>(2)</sup>	RF input voltage amplitude peak to peak between AC0 and AC1, V <sub>SS</sub> pin left floating	V <sub>AC0</sub> - V <sub>AC1</sub>	-	11	V
V <sub>MAX_2</sub> <sup>(2)</sup>	AC voltage between AC0 and $\rm V_{SS},$ or AC1 and $\rm V_{SS}$	7,00 00			V
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) <sup>(3)</sup> All pins		-	1.5	kV
V <sub>CC</sub>	Power supply voltage range			6.0	V
V <sub>PWM</sub>	PWM output range			6.0	V

Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK<sup>®</sup> 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

57

<sup>2.</sup> Based on characterization, not tested in production.

<sup>3.</sup> ANSI/ESDA/JEDEC JS-001-2012, C = 100 pF, R = 1500  $\Omega$ , R2 = 500  $\Omega$ )

## 8.2 RF electrical parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device in RF mode.

The parameters in the DC and AC characteristics tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 92. RF characteristics<sup>(1)(2)(3)</sup>

Symbol	Parameter Condition		Min	Тур	Max	Unit
$f_{CC}$	External RF signal frequency	-	13.553	13.56	13.567	MHz
f <sub>SH</sub>	Subcarrier frequency high	f <sub>CC</sub> /32	-	423.75	-	kHz
f <sub>SL</sub>	Subcarrier frequency low	f <sub>CC</sub> /28	-	484.28	-	kHz
NAL	10% carrier modulation index (4)	150 mA/m < H < 5 A/m	10	-	30	%
MI <sub>CARRIER</sub>	100% carrier modulation index <sup>(5)</sup>	150 IIIA/III < H < 5 A/III	95	-	100	70
t <sub>Boot_RF</sub>	RF Boot time (minimum time from carrier generation to first data)	V <sub>CC</sub> OFF, from H <sub>FIELD MIN</sub>	-	-	1	ms
t <sub>RF_OFF</sub>	RF OFF time	Chip reset	2	-	-	ms
t <sub>1</sub>	Time for ST25DV02K-W1/2 response	-	318.6	320.9	323.3	μs
t <sub>2</sub>	Time between commands	-	309	311.5	314	μs
t <sub>3</sub>	Time before new EOF in case of no response	-	323.3	-	-	μs
W <sub>t</sub> <sup>(6)</sup>	Time for Write operation (block/byte/bit)	1 Block	-	5.152	-	ms
t <sub>PWD_FAIL</sub> (6)	Waiting time in case of wrong password	-	5.12	-	-	ms
C <sub>TUN</sub> <sup>(5)(7)</sup>	Input capacitance	SO8N, f = 13.56 MHz	26.5	28.5	30.5	pF
V <sub>BACK</sub>	ISO Backscattering minimum voltage	-	10	-	-	mV
T <sub>A-RF</sub>	RF ambient operating temperature	-	-40	-	85	°C
V <sub>MIN_1</sub> <sup>(4)</sup>	(V <sub>AC0</sub> -V <sub>AC1</sub> ) <sub>Peak</sub> = RF input voltage between AC0 and AC1. V <sub>SS</sub> pin left floating	Write cmd, V <sub>CC</sub> OFF	-	2.8	-	V <sub>PEAK</sub>
V <sub>MIN_2</sub> <sup>(4)</sup>	AC voltage between AC0 and $V_{SS}$ or between AC1 and $V_{SS}$	Write cmd, V <sub>CC</sub> OFF	-	2.6	-	V <sub>PEAK</sub>
P <sub>MIN</sub> <sup>(4)(8)</sup>	Minimum RF input power	Write cmd, V <sub>CC</sub> OFF	-	120	-	μW
t <sub>RET</sub>	Retention time	-	40	-	-	year
Cycling	Write cycles endurance	T <sub>A</sub> ≤ 85 °C	100 000	-	-	cycle

<sup>1.</sup>  $T_A$  = -40 to 85 °C. Characterized only.



DS12114 Rev 4 71/80

- All timing characterizations were performed on a reference antenna with the following characteristics: ISO antenna class1 Tuning frequency = 13.7 MHz
- 3. Measured with PWM OFF.
- 4. Characterized on bench.
- 5. Characterized at room temperature only, on wafer at POR Level.
- 6. Applies from VCD request EOF to V<sub>ICC</sub> response SOF.
- 7. For design of reference antenna. Min and Max value are deduced from correlation with industrial tester limits.
- 8. Referenced at V<sub>SS</sub>

Downloaded from Arrow.com.

## 8.3 PWM electrical parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device related to PWM output.

The parameters in the DC and AC characteristics tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 93. PWM characteristics<sup>(1)</sup> (2)

Symbol	Parameter	meter Condition		Тур	Max	Unit
V <sub>CC</sub>	PWM power supply range	)	1.8	-	5.5	V
f <sub>PWM</sub>	PWM output frequency		488.3	-	31250	Hz
+	PWM ambient operating	Range 6	-40	-	85	°C
t <sub>A_PWM</sub>	temperature	Range 8	-40	-	105	C
V <sub>OL</sub>	Output low voltage level	$V_{CC} = [1.8 \text{ V to } 5.5 \text{ V}],$ $I_O \le I_{DRIVE}$	-	-	0.4	V
V <sub>OH</sub>	Output high voltage level	$V_{CC} = [1.8 \text{ V to } 5.5 \text{ V}],$ $I_O \le I_{DRIVE}$	V <sub>CC</sub> - 0.4	-	-	V
		PWM_CFG/PWMx_DRIVE = 00b	-	-	100	
		PWM_CFG/PWMx_DRIVE = 01b -		-	130	Ω
R <sub>ON</sub> <sup>(3)</sup>	Output impedance	PWM_CFG/PWMx_DRIVE = 10b -		-	200	22
		PWM_CFG/PWMx_DRIVE = 11b	-	-	400	
		When PWMx is disabled	HiZ	-	-	

Table 93. PWM characteristics<sup>(1) (2)</sup> (continued)

Symbol	Parameter	Conditio	Min	Тур	Max	Unit	
			V <sub>CC</sub> = 5.5 V	-	-	260	
		No PWM enabled	V <sub>CC</sub> = 3.0 V	-	-	210	
			V <sub>CC</sub> = 1.8 V	-	-	180	
			V <sub>CC</sub> = 5.5 V	-	-	360	
I <sub>CC</sub>	Operating supply current <sup>(4)</sup>	1x PWM enabled	$V_{CC}$ = 3.0 V	-	-	310	uA
			V <sub>CC</sub> = 1.8 V	-	-	250	
			V <sub>CC</sub> = 5.5 V	-	-	380	
		2x PWM enabled <sup>(5)</sup>	V <sub>CC</sub> = 3.0 V	-	-	330	
			V <sub>CC</sub> = 1.8 V	-	-	270	
t <sub>BOOT_PWM</sub>	PWM boot time	From 50% V <sub>CC</sub> rising e PWM first pulse rising of	-	-	3	ms	
t <sub>PWM_UPD</sub>	Time to update PWM output from RF	Upon valid RF commar From EOF RX to 1st P edge of the new setup		-	-	3	ms
t <sub>PWM_CFG</sub>	Time to update PWM configuration from RF	Upon valid RF commar From EOF RX to new of ready		-	-	3	ms
PWM <sub>RES</sub>	PWM resolution (LSB duration)	Across Process, V <sub>CC</sub> a temperature variations, ON	56.25	62.5	68.75	ns	
f <sub>ACCURACY</sub>	PWM frequency accuracy	Across Process, VCC & variations with RF field		-	-	±10	%
$\alpha_{ACCURACy}^{(2)}$	Duty cycle accuracy	$\alpha$ = 5%, VCC = 5V5, f <sub>PV</sub> C <sub>L</sub> ≤ 150 pF, RF field C		-	-	1	%
Low_Freq	Threshold frequency for F	PWM coexistence mode	-	-	1	kHz	

<sup>1.</sup> Measured at Temperature Range 6.

73/80

<sup>2.</sup> Applies to ST25DV02K-W1 (ST25DV02K-W2 values coming soon).

<sup>3.</sup> Refer to Figure 32 for RON TYP variations across VCC & PWM\_CFG/PWMx\_DRIVE setting

<sup>4.</sup> Without output stage power consumption, accross whole temperature ranges, RF field OFF.

<sup>5.</sup> Applies to ST25DV02K-W2.

 $R_{ON TYP} = f(V_{CC}, PWM_DRIVE)$  at max temperature 350 — PWM DRIVE = 4mA - PWM\_DRIVE = 3mA 300 - PWM\_DRIVE = 2mA 250 200 150 100 50 0 3 1.8 5.5  $V_{CC}(V)$ MS48952V1

Figure 32. Variation of Typical values of RON, depending on  $V_{CC}$  and PWM\_CFG/PWMx\_DRIVE @ maximum temperature




## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.

## 9.1 SO8N package information

Figure 33. SO8N – 8-lead, 4.9 x 6 mm, plastic small outline, 150 mils body width, package outline



1. Drawing is not to scale.

Table 94. SO8N – 8-lead 4.9 x 6 mm, plastic small outline, 150 mils body width, package mechanical data

Symbol		millimeters in		inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.750	-	-	0.0689
A1	0.100	-	0.250	0.0039	-	0.0098
A2	1.250	-	-	0.0492	-	-
b	0.280	-	0.480	0.0110	-	0.0189
С	0.170	-	0.230	0.0067	-	0.0091
D	4.800	4.900	5.000	0.1890	0.1929	0.1969
Е	5.800	6.000	6.200	0.2283	0.2362	0.2441
E1	3.800	3.900	4.000	0.1496	0.1535	0.1575
е	-	1.270	-	-	0.0500	-




DS12114 Rev 4 75/80

inches<sup>(1)</sup> millimeters Symbol Min. Тур. Max. Min. Тур. Max. 0.250 0.500 0.0098 0.0197 h 0° 8° 0° 8° k L 0.400 1.270 0.0157 0.0500 L1 1.040 0.0409 0.100 0.0039 CCC

Table 94. SO8N – 8-lead 4.9 x 6 mm, plastic small outline, 150 mils body width, package mechanical data (continued) (continued)

## 9.2 TSSOP8 package information

Figure 34.TSSOP8 – 8-lead thin shrink small outline, 3 x 6.4 mm, 0.65 mm pitch, package outline



1. Drawing is not to scale.

Table 95. TSSOP8 – 8-lead thin shrink small outline, 3 x 6.4 mm, 0.65 mm pitch, package mechanical data

Cumbal		millimeters		inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079



<sup>1.</sup> Values in inches are converted from mm and rounded to four decimal digits.

Table 95. TSSOP8 – 8-lead thin shrink small outline, 3 x 6.4 mm, 0.65 mm pitch, package mechanical data (continued)


Cumbal		millimeters			inches <sup>(1)</sup>			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.		
СР	-	-	0.100	-	-	0.0039		
D	2.900	3.000	3.100	0.1142	0.1181	0.1220		
е	-	0.650	-	-	0.0256	-		
E	6.200	6.400	6.600	0.2441	0.2520	0.2598		
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
α	0°	-	8°	0°	-	8°		

<sup>1.</sup> Values in inches are converted from mm and rounded to four decimal digits.



DS12114 Rev 4 77/80

## 10 Ordering information



Note:

Parts marked as "ES" or "E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

# 11 Revision history

Table 97. Document revision history

Date	Revision	Changes
14-Dec-2017	1	Initial release.
12-Jun-2018	2	Updated:  - Features  - Section 2.1: Pulse width modulation output (PWM1)  - Section 2.2: Pulse width modulation output (PWM2)  - Figure 10: PWM answer  - Section 5.2.2: Passwords and security sessions  - Section 6.4.17: Write Password  - Table 91: Absolute maximum ratings  - Table 92: RF characteristics  - Table 93: PWM characteristics  - Table 96: Ordering information scheme
25-Jun-2018	3	Updated:  - Section 3.3: RF and PWM boots priority  - Table 91: Absolute maximum ratings
10-Jul-2018	4	Changed the document scope from ST Restricted to public



DS12114 Rev 4 79/80

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

