# 2-Bit 20 Mb/s Dual-Supply Level Translator

# NLSX4302E

The NLSX4302E is a 2-bit configurable dual-supply bidirectional auto sensing translator that does not require a directional control pin. The V<sub>CC</sub> I/O and V<sub>L</sub> I/O ports are designed to track two different power supply rails, V<sub>CC</sub> and V<sub>L</sub> respectively. Both the V<sub>CC</sub> and V<sub>L</sub> supply rails are configurable from 1.5 V to 5.5 V. This allows voltage logic signals on the V<sub>L</sub> side to be translated into lower, higher or equal value voltage logic signals on the V<sub>CC</sub> side, and vice-versa.

The NLSX4302E translator uses external pull-up resistors on the I/O lines. The external pull-up resistors are used to pull up the I/O lines to either  $V_L$  or  $V_{CC}$ . The NLSX4302E is an excellent match for open-drain applications such as the I<sup>2</sup>C communication bus.

# Features

- $V_L$  can be Less than, Greater than or Equal to  $V_{CC}$
- Wide V<sub>CC</sub> Operating Range: 1.5 V to 5.5 V Wide V<sub>L</sub> Operating Range: 1.5 V to 5.5 V
- High-Speed with 20 Mb/s Guaranteed Date Rate
- Low Bit-to-Bit Skew
- Enable Input and I/O Pins are Overvoltage Tolerant (OVT) to 5.5 V
- Non-preferential Powerup Sequencing
- Power-Off Protection
- Small Space Saving Package: 1.4 mm x 1.2 mm UQFN8 Package
- These Devices are Pb-Free and are RoHS Compliant

# **Typical Applications**

- I<sup>2</sup>C, SMBus
- Low Voltage ASIC Level Translation
- Mobile Phones, PDAs, Cameras


# Important Information

- ESD Protection for All Pins
  - Human Body Model (HBM) > 6000 V
  - Machine Model (MM) > 400 V



# **ON Semiconductor®**


#### www.onsemi.com





I = Date Code


# LOGIC DIAGRAM



# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLSX4302EBMUTCG	UQFN8 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.








Figure 2. Pin-out Diagram

#### **PIN ASSIGNMENT**

Pins	Description
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage
VL	V <sub>L</sub> Supply Voltage
GND	Ground
EN	Output Enable, Referenced to $V_L$
I/O V <sub>CC</sub> n	I/O Port, Referenced to V <sub>CC</sub>
I/O V <sub>L</sub> n	I/O Port, Referenced to $V_L$

#### **FUNCTION TABLE**

EN	Operating Mode
L	Hi–Z
Н	I/O Buses Connected

# MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	High-side DC Supply Voltage	-0.3 to +7.0		V
VL	High-side DC Supply Voltage	-0.3 to +7.0		V
I/O V <sub>CC</sub>	V <sub>CC</sub> -Referenced DC Input/Output Voltage	-0.3 to (V <sub>CC</sub> + 0.3)		V
I/O V <sub>L</sub>	V <sub>L</sub> -Referenced DC Input/Output Voltage	–0.3 to (V <sub>L</sub> + 0.3)		V
V <sub>EN</sub>	Enable Control Pin DC Input Voltage	-0.3 to +7.0		V
I <sub>I/O_SC</sub>	Short–Circuit Duration (I/O $V_L$ and I/O $V_{CC}$ to GND)	40	Continuous	mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	High-side Positive DC Supply Voltage	1.5	5.5	V
VL	High-side Positive DC Supply Voltage	1.5	5.5	V
V <sub>EN</sub>	Enable Control Pin Voltage	GND	5.5	V
V <sub>IO_VCC</sub>	I/O Pin Voltage (Side referred to V <sub>CC</sub> )	GND	V <sub>CC</sub>	V
V <sub>IO_VL</sub>	I/O Pin Voltage (Side referred to VL)	GND	VL	V
$\Delta t/\Delta V$	Input Transition Rise and Fall Rate I/O V <sub>L</sub> - or I/O V <sub>L</sub> - Ports, Push-Pull Driving Control Input		10 10	ns/V
T <sub>A</sub>	Operating Temperature Range	-40	+85	°C

						-4	0°C to +85	5°C			
Symbol	Parameter	Test Co	onditions (Note 2)	V <sub>L</sub> (V)	V <sub>CC</sub> (V)	Min	Тур	Мах	Uni		
$V_{\text{IH}_{\text{VL}}}$	I/O High Level I/O_VL	Data Inputs	I/O_VL <sub>n</sub>	1.65–5.50	1.65–5.50	$V_L - 0.4$			V		
		Control Inpu	ıt EN	1.65-5.50	1.65–5.50	V <sub>L</sub> x 0.7					
V <sub>IH_VCC</sub>	I/O High Level I/O_VCC	Data Inputs	I/O_VCC <sub>n</sub>	1.65-5.50	1.65–5.50	V <sub>CC</sub> - 0.4			V		
V <sub>IL_VL</sub>	I/O Low Level I/O_VL	Data Inputs	I/O_VL <sub>n</sub>	1.65-5.50	1.65–5.50			0.4	V		
		Control Inpu	Control Input EN		1.65–5.50			V <sub>L</sub> x 0.3			
V <sub>IL_VCC</sub>	I/O Low Level I/O_VCC	Data Inputs I/O_VCC <sub>n</sub>		1.65-5.50	1.65–5.50			0.4	V		
V <sub>OL</sub>	Low Level Output Volt- age	V <sub>IL</sub> = 0.15 V	$V_{1L} = 0.15 \text{ V}, \text{ I}_{OL} = 6 \text{ mA}$		1.65–5.50			0.4	V		
١L	Input Leakage Current	Control Inpu	Control Input EN, $V_{IN} = V_L$ or GND		1.65–5.50			±1	μA		
I <sub>OFF</sub>	Power-Off Leakage Current	I/O_VL <sub>n</sub> , I/O_VCC <sub>n</sub>	$V_{IN}$ or $V_O = 0$ to 5.5 V	0	0			±2	μΑ		
		I/O_VLn		0	5.50						
		I/O_VCC <sub>n</sub>		5.50	0						
I <sub>OZ</sub>	Tristate Output Mode Leakage Current	I/O_VL <sub>n</sub> , I/O_VCC <sub>n</sub>	$V_0 = 0$ to 5.5 V, EN = V <sub>IL</sub>	5.50	5.50			±2	±2	±2	μA
	(Note 3)	I/O_VL <sub>n</sub>	V <sub>O</sub> = 0 to 5.5 V,	5.50	0						
		I/O_VCC <sub>n</sub>	EN = Don't Care	0	5.50						
I <sub>CC</sub>	Quiescent Supply Current, Active Mode (Notes 4, 5)	V <sub>L</sub> V <sub>CC</sub>	$V_{IN} = V_{CCI}$ or GND, $I_O = 0$ , EN = $V_{IH}V_L$	1.65–5.50	1.65–5.50			5.0	μΑ		
I <sub>CCZ</sub>	Quiescent Supply	VL	$V_{IN} = V_{CCI}$ or GND,	1.65–5.50	1.65–5.50			5.0	μA		
	Current, Standby Mode (Notes 4, 5)	V <sub>CC</sub>	$I_O = 0$ , EN = $V_{IL_VL}$					_			
I <sub>CC_OFF</sub>	Quiescent Supply Current, Power–Off	VL	V <sub>IN</sub> = 5.5 V or GND, I <sub>O</sub> = 0, EN = Don't	0	1.65–5.50			2.0	μΑ		
	(Notes 3, 5)		Care, I/O_VCC to I/O_VL	1.65–5.50	0						
		V <sub>CC</sub>	V <sub>IN</sub> = 5.5 V or GND, I <sub>O</sub> = 0, EN = Don't	1.65–5.50	0						
			Čare, I/O_VL to I/O_VCC	0	1.65–5.50			1			

# DC ELECTRICAL CHARACTERISTICS (V<sub>L</sub> = 1.5 V to 5.5 V and V<sub>CC</sub> = 1.5 V to 5.5 V, unless otherwise specified) (Note 1)

Typical values are for V<sub>L</sub> = +1.8 V, V<sub>CC</sub> = +3.3 V and T<sub>A</sub> = +25°C.
 All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.
 "Don't care" indicates any valid logic level.
 V<sub>CCI</sub> is the power supply associated with the input side.
 Reflects current per supply, V<sub>L</sub> or V<sub>CC</sub>.

# DYNAMIC OUTPUT ELECTRICAL CHARACTERISTICS

			V <sub>CCO</sub> (Note 7)					
		4.5 to 5.5 V	3.0 to 3.6 V	2.3 to 2.7 V	1.65 to 1.95 V			
Symbol	Parameter	Тур	Тур	Тур	Тур	Unit		
t <sub>RISE</sub>	Output Rise Time, I/O_VL <sub>n</sub> , I/O_VCC <sub>n</sub>	6.4	5	6.5	10.7	ns		
t <sub>FALL</sub>	Output Fall Time, I/O_VLn, I/O_VCCn	10	9.5	8.6	9.5	ns		

 $\textbf{OUTPUT RISE / FALL TIMES} (Output Load: C_L = 50 \text{ pF}, R_{PU} = 2.2 \text{ k}\Omega, \text{ push/pull driver}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C) (Note 6)$ 

6. Output rise and fall times guaranteed by design and are not production tested. 7.  $V_{CCO}$  is the V<sub>L</sub> or V<sub>CC</sub> power supply associated with the output side.

			V <sub>CC</sub>				
		4.5 to 5.5 V	3.0 to 3.6 V	2.3 to 2.7 V	1.65 to 1.95 V		
VL	Parameter	Min	Min	Min	Min	Unit	
4.5 to 5.5 V	I/O_VL <sub>n</sub> ,to I/O_VCC <sub>n</sub> or I/O_VCC <sub>n</sub> to I/O_VL <sub>n</sub>	50	41	31	17	MHz	
3.0 to 3.6 V		34	35	36	23	MHz	
2.3 to 2.7 V		25	27	30	24	MHz	
1.65 to 1.95 V		14	16	22	21	MHz	

8. Maximum frequency guaranteed by design and is not production tested.

		V <sub>CC</sub>								
		4.5 to	5.5 V	3.0 to	3.6 V	2.3 to 2.7 V		1.65 to 1.95 V		1
Symbol	Parameter	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
V <sub>L</sub> = 4.5 1	to 5.5 V								•	
t <sub>PLH</sub>	I/O_VL <sub>n</sub> to I/O_VCC <sub>n</sub> , I/O_VCC <sub>n</sub> to I/O_VL <sub>n</sub>	2.5	4.3	3	5	3	6.4	4	8.6	ns
t <sub>PHL</sub>	I/O_VL <sub>n</sub> to I/O_VCC <sub>n</sub> , I/O_VCC <sub>n</sub> to I/O_VL <sub>n</sub>	5	8.1	8	13	8	17.3	15	28.5	ns
t <sub>PZL</sub>	OE to I/O_VI <sub>n</sub> , OE to I/O_VCC <sub>n</sub>	14	19.6	16	20	22	26.5	33	44	ns
t <sub>PLZ</sub>	OE to I/O_VI <sub>n</sub> , OE to I/O_VCC <sub>n</sub>	24	31.4	25	32	24	31.8	28	36.2	ns
t <sub>skew</sub>	I/O_VL <sub>n</sub> to I/O_VCC <sub>n</sub> , I/O_VCC <sub>n</sub> to I/O_VL <sub>n</sub> (Note 10)	0.3	0.3	0.5	0.6	0.8	0.8	1.2	1.9	ns
/ <sub>L</sub> = 3.0 1	to 3.6 V			•	•	•	•	•		•
t <sub>PLH</sub>	$\begin{array}{c} I/O\_VL_n \text{ to } I/O\_VCC_n,\\ I/O\_VCC_n \text{ to } I/O\_VL_n \end{array}$	2.5	4.7	3	5.4	3	6.5	5	9.3	ns
t <sub>PHL</sub>	$I/O_VL_n$ to $I/O_VCC_n$ , $I/O_VCC_n$ to $I/O_VL_n$	7	14.2	6	10.1	8	14.6	15	27	ns
t <sub>PZL</sub>	OE to I/O_VI <sub>n</sub> , OE to I/O_VCC <sub>n</sub>	15	18.8	18	22.3	19	23.5	29	38.3	ns
t <sub>PLZ</sub>	OE to I/O_VI <sub>n</sub> , OE to I/O_VCC <sub>n</sub>	25	34.9	22	27.6	22	27.9	23	28.8	ns
t <sub>skew</sub>	$I/O_VL_n$ to $I/O_VCC_n$ , $I/O_VCC_n$ to $I/O_VL_n$ (Note 10)	0.4	0.5	0.5	0.6	0.6	0.7	2.5	3.0	ns
/ <sub>L</sub> = 2.3 1	to 2.7 V									
t <sub>PLH</sub>	$I/O_VL_n$ to $I/O_VCC_n$ , $I/O_VCC_n$ to $I/O_VL_n$	3	5.6	4	6	4	7.3	6	10.3	ns
t <sub>PHL</sub>	$\begin{array}{c} I/O\_VL_n \text{ to } I/O\_VCC_n,\\ I/O\_VCC_n \text{ to } I/O\_VL_n \end{array}$	12	18.1	11	14.1	8	11.9	15	22.1	ns
t <sub>PZL</sub>	OE to I/O_VIn, OE to I/O_VCCn	16	23.7	17	21.5	25	30	31	36.6	ns
t <sub>PLZ</sub>	OE to I/O_VI <sub>n</sub> , OE to I/O_VCC <sub>n</sub>	28	33.8	26	31	25	30.8	25	30	ns
t <sub>skew</sub>	$I/O_VL_n$ to $I/O_VCC_n$ , $I/O_VCC_n$ to $I/O_VL_n$ (Note 10)	0.5	0.7	0.8	1	0.6	0.6	2.3	2.7	ns
/ <sub>L</sub> = 1.65	i to 1.95 V									
t <sub>PLH</sub>	$\begin{array}{c} I/O\_VL_n \text{ to } I/O\_VCC_n,\\ I/O\_VCC_n \text{ to } I/O\_VL_n \end{array}$	5	9	5	9.2	6	9.2	7	12.7	ns
t <sub>PHL</sub>	$\begin{array}{c} I/O\_VL_n \text{ to } I/O\_VCC_n,\\ I/O\_VCC_n \text{ to } I/O\_VL_n \end{array}$	19	28.3	15	25.5	12	17.3	14	19	ns
t <sub>PZL</sub>	OE to I/O_VI <sub>n</sub> , OE to I/O_VCC <sub>n</sub>	23	32.2	22	26.5	25	32	40	72	ns
t <sub>PLZ</sub>	OE to I/O_VI <sub>n</sub> , OE to I/O_VCC <sub>n</sub>	35	44	32	38.7	33	36.7	30	36.5	ns
t <sub>skew</sub>	I/O_VL <sub>n</sub> to I/O_VCC <sub>n</sub> , I/O_VCC <sub>n</sub> to I/O_VL <sub>n</sub> (Note 10)	0.5	1.1	1.4	1.5	0.8	1.1	2.0	2.5	ns


9. AC characteristics are guaranteed by design and are not production tested.
10. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port (I/O\_VL<sub>n</sub> or I/O\_VCC<sub>n</sub>) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW). Skew is defined by applying a single input to the two input channels and measuring the difference in propagation delays between the output channels.

# **CAPACITANCE** ( $T_A = 25^{\circ}C$ )

Symbol	Parameter	Test Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance, Control Pin (EN)	$V_L = V_{CC} = GND$	2	pF
C <sub>IO</sub>	Input / Output Capacitance (I/O_VL <sub>n</sub> , I/O_VCC <sub>n</sub> )	$V_L = V_{CC} = 5 V, EN = GND, I/O_VL_n = I/O_VCC_n = 5 V$	3	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 11)	$V_L$ = $V_{CC}$ = 5 V,EN = 5 V, $V_{IN}$ = 5 V or GND, f = 400 KHz	17	pF

11.  $C_{\text{PD}}$  is defined as the value of the internal equivalent capacitance per channel.

# TEST SETUP AND TIMING DEFINITIONS










Figure 4. Propagation Delays and Tri-State Measurements










Figure 6. Definition of Output Skew





#### APPLICATIONS INFORMATION

#### Level Translator Architecture

The NLSX4302E auto sense translator provides bi-directional voltage level shifting to transfer data in multiple supply voltage systems. This device has two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the  $V_L$  to the  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the  $V_{CC}$  to  $V_L$  translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The NLSX4302E consists of two bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. The one-shot circuits are used to detect the rising or falling input signals. In addition, the one shots decrease the rise and fall time of the output signal for high-to-low and low-to-high transitions. Each input/output channel requires external pullup resistors.

#### Enable Input (EN)


The NLSX4302E has an Enable pin (EN) that can be used to minimize the power consumption of the device

when the transmitter is not transmitting data. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the  $V_L$  supply and has Overvoltage Tolerant (OVT) protection.

#### Power Supply Guidelines

The sequencing of the power supplies will not damage the device during the power up operation. In addition, the I/O V<sub>CC</sub> and I/O V<sub>L</sub> pins are in the high impedance state if either supply voltage is equal to 0 V. For optimal performance, 0.01  $\mu$ F to 0.1  $\mu$ F decoupling capacitors should be used on the V<sub>L</sub> and V<sub>CC</sub> power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.





DOCUMENT NUMBER:	98AON58906E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UQFN8, 1.4X1.2, 0.4P		PAGE 1 OF 1
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.			

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥