


## M54HC373

# RAD-HARD OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING

- HIGH SPEED:
  - $t_{PD}$  = 12ns (TYP.) at  $V_{CC}$  = 6V
- LOW POWER DISSIPATION:  $I_{CC} = 4\mu A(MAX.)$  at  $T_A=25^{\circ}C$
- HIGH NOISE IMMUNITY: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (MIN.)
- SYMMETRICAL OUTPUT IMPEDANCE: |I<sub>OH</sub>| = I<sub>OL</sub> = 6mA (MIN)
- BALANCED PROPAGATION DELAYS:  $t_{PLH} \cong t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE: V<sub>CC</sub> (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE WITH 54 SERIES 373
- SPACE GRADE-1: ESA SCC QUALIFIED
- 50 krad QUALIFIED, 100 krad AVAILABLE ON REQUEST
- NO SEL UNDER HIGH LET HEAVY IONS IRRADIATION
- DEVICE FULLY COMPLIANT WITH SCC-9203-059

#### **DESCRIPTION**

The M54HC373 is an high speed CMOS OCTAL LATCH WITH 3-STATE OUTPUTS fabricated with sub-micron silicon gate  $C^2MOS$  technology. This 8-BIT D-Type latches is controlled by <u>a latch</u> enable input (LE) and output enable input ( $\overline{OE}$ ).



#### **ORDER CODES**

PACKAGE	ACKAGE FM EM				
DILC	M54HC373D	M54HC373D1			
FPC	M54HC373K	M54HC373K1			


While the LE input is held at a high level, the Q outputs will follow the data input. When the LE is taken low, the Q outputs will be latched at the logic level of D input data.

While the  $\overline{OE}$  input is at low level, the eight outputs will be in a normal logic state (high or low logic level) and when  $\overline{OE}$  is in high level the outputs will be in a high impedance state.

The 3-State output configuration and the wide choice of outline make bus organized system simple.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.

#### **PIN CONNECTION**



May 2004 1/11

Figure 1: IEC Logic Symbols





Figure 2: Input And Output Equivalent Circuit



**Table 1: Pin Description** 

PIN N°	SYMBOL	NAME AND FUNCTION
1	OE	3 State Output Enable Input (Active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q0 to Q7	3 State Outputs
3, 4, 7, 8, 13, 14, 17, 18	D0 to D7	Data Inputs
11	LE	Latch Enable Input
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive Supply Voltage


**Table 2: Truth Table** 

	INPUTS							
ŌE	LE	D	Q					
Н	Х	X	Z					
L	L	X	NO CHANGE (*)					
L	Н	L	L					
L	Н	Н	Н					

X: Don't Care Z: High Impedance

<sup>(\*):</sup> Q Outputs are latched at the time when the LE input is taken low logic level.

Figure 3: Logic Diagram



**Table 3: Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +7	V
V <sub>I</sub>	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
Vo	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
Io	DC Output Current	± 35	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 70	mA
$P_{D}$	Power Dissipation	420	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (10 sec)	265	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

**Table 4: Recommended Operating Conditions** 

Symbol	Parameter	Value	Unit	
V <sub>CC</sub>	Supply Voltage		2 to 6	V
V <sub>I</sub>	Input Voltage		0 to V <sub>CC</sub>	V
Vo	Output Voltage		0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature		-55 to 125	°C
	Input Rise and Fall Time	$V_{CC} = 2.0V$	0 to 1000	ns
t <sub>r</sub> , t <sub>f</sub>		V <sub>CC</sub> = 4.5V	0 to 500	ns
		V <sub>CC</sub> = 6.0V	0 to 400	ns

**Table 5: DC Specifications** 

		7	Test Condition	Value							
Symbol	nbol Parameter			T <sub>A</sub> = 25°C		С	-40 to	85°C	-55 to 125°C		Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input	2.0		1.5			1.5		1.5		
	Voltage	4.5		3.15			3.15		3.15		V
		6.0		4.2			4.2		4.2		
$V_{IL}$	Low Level Input	2.0				0.5		0.5		0.5	
	Voltage	4.5				1.35		1.35		1.35	V
		6.0				1.8		1.8		1.8	
V <sub>OH</sub>	High Level Output	2.0	I <sub>O</sub> =-20 μA	1.9	2.0		1.9		1.9		
	Voltage	4.5	I <sub>O</sub> =-20 μA	4.4	4.5		4.4		4.4		
		6.0	I <sub>O</sub> =-20 μA	5.9	6.0		5.9		5.9		V
		4.5	I <sub>O</sub> =-6.0 mA	4.18	4.31		4.13		4.10		
		6.0	I <sub>O</sub> =-7.8 mA	5.68	5.8		5.63		5.60		
V <sub>OL</sub>	Low Level Output	2.0	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	
	Voltage	4.5	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	
		6.0	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	V
		4.5	I <sub>O</sub> =6.0 mA		0.17	0.26		0.33		0.40	
		6.0	I <sub>O</sub> =7.8 mA		0.18	0.26		0.33		0.40	
lı	Input Leakage Current	6.0	$V_I = V_{CC}$ or GND			± 0.1		± 1		± 1	μΑ
I <sub>OZ</sub>	High Impedance Output Leakage Current	6.0	$V_I = V_{IH} \text{ or } V_{IL}$ $V_O = V_{CC} \text{ or GND}$			± 0.5		± 5		± 10	μА
I <sub>CC</sub>	Quiescent Supply Current	6.0	$V_I = V_{CC}$ or GND			4		40		80	μΑ

Table 6: AC Electrical Characteristics ( $C_L = 50 \text{ pF}$ , Input  $t_r = t_f = 6 \text{ns}$ )


		7	Test Co	ondition	Value							
Symbol	Parameter	v <sub>cc</sub>	CL		T <sub>A</sub> = 25°C		-40 to 85°C		-55 to 125°C		Unit	
		(V)	(p <del>F</del> )		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition	2.0				25	60		75		90	
	Time	4.5	50			7	12		15		18	ns
		6.0				6	10		13		15	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	2.0				42	125		155		190	
	Time	4.5	50			14	25		31		38	ns
	(LE, D - Q)	6.0				12	21		26		32	
		2.0				57	175		220		265	
		4.5	150			19	35		44		53	ns
		6.0				16	30		37		45	
t <sub>PZL</sub> t <sub>PZH</sub>	High Impedance	2.0				39	125		155		190	
	Output Enable	4.5 50	50	$R_L = 1 K\Omega$		13	25		31		38	ns
	Time	6.0				11	21		26		32	
		2.0				54	175		220		265	
		4.5	150	$R_L = 1 K\Omega$		18	35		44		53	ns
		6.0				15	30		37		45	
t <sub>PLZ</sub> t <sub>PHZ</sub>	High Impedance	2.0				30	125		155		190	
	Output Disable Time	4.5	50	$R_L = 1 K\Omega$		14	25		31		38	ns
	Time	6.0				13	21		26		32	
t <sub>W(H)</sub>	Minimum Pulse	2.0				15	75		95		110	
	Width (LE)	4.5	50			6	15		19		22	ns
		6.0				6	13		16		19	
t <sub>s</sub>	Minimum Set-up	2.0				16	50		65		75	
	Time	4.5	50			4	10		13		15	ns
		6.0				3	9		11		13	
t <sub>h</sub>	Minimum Hold	2.0					5		5		5	
	Time	4.5	50				5		5		5	ns
		6.0					5		5		5	

**Table 7: Capacitive Characteristics** 

		1	Test Condition			Value						
Symbol	Parameter	v <sub>cc</sub>			Т	A = 25°	С	-40 to	85°C	-55 to	125°C	Unit
		(V)			Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
C <sub>IN</sub>	Input Capacitance					5	10		10		10	pF
C <sub>OUT</sub>	Output Capacitance					10						pF
C <sub>PD</sub>	Power Dissipation Capacitance (note 1)					38						pF

<sup>1)</sup>  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(opf)} = C_{PD} \times V_{CC} \times f_{|N} + I_{CC}/8$  (per Flip Flop) and the  $C_{PD}$  when n pcs of Flip Flop operate, can be gained by the following equation:  $C_{PD(TOTAL)} = 22 + 16 \times n$  (pF)


Figure 4: Test Circuit



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	V <sub>CC</sub>
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

 $C_L$  = 50pF/150pF or equivalent (includes jig and probe capacitance)  $R_1$  = 1K $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )

Figure 5: Waveform - LE To Qn Propagation Delays, Le Minimum Pulse Width, Dn To Le Setup And Hold Times (f=1MHz; 50% duty cycle)



47/ 6/11






Figure 6: Waveform - Output Enable And Disable Times (f=1MHz; 50% duty cycle)






## **DILC-20 MECHANICAL DATA**

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	2.1		2.71	0.083		0.107
a1	3.00		3.70	0.118		0.146
a2	0.63	0.88	1.14	0.025	0.035	0.045
В	1.93	2.03	2.23	0.076	0.080	0.088
b	0.40	0.45	0.50	0.016	0.018	0.020
b1	0.20	0.254	0.30	0.008	0.010	0.012
D	25.14	25.40	25.65	0.990	1.000	1.010
е	7.36	7.62	7.87	0.290	0.300	0.310
e1		2.54			0.100	
e2	22.73	22.86	22.99	0.895	0.900	0.905
еЗ	7.62	7.87	8.12	0.300	0.310	0.320
F	7.29	7.49	7.70	0.287	0.295	0.303
I			3.86			0.152
K	11.30		11.56	0.445		0.455
L	1.14	1.27	1.40	0.045	0.050	0.055



## **FPC-20 MECHANICAL DATA**

DIM.		mm.			inch	
DIN.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	9.98	10.16	10.34	0.393	0.400	0.407
В	9.98	10.16	10.34	0.393	0.400	0.407
С	1.45	1.61	1.78	0.57	0.63	0.070
D	0.10	0.127	0.18	0.004	0.005	0.007
Е	11.30	11.43	11.56	0.445	0.450	0.455
F		1.27			0.050	
G	0.38	0.43	0.48	0.015	0.017	0.019
Н	7.24		8.16	0.285		0.320
L	24.46		26.67	0.960		1.050
М	0.45	0.50	0.55	0.018	0.020	0.022
N		7.87			0.310	
0	1.14	1.27	1.40	0.045	0.050	0.055
Р	0.10	0.18	0.25	0.004	0.007	0.010



### M54HC373

## **Table 8: Revision History**

Date	Revision	Description of Changes
10-May-2004	1	First Release

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

## © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com