## 8-Stage Shift/Store Register with Three-State Outputs <br> MC14094B

The MC14094B combines an 8-stage shift register with a data latch for each stage and a 3-state output from each latch.

Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The $\mathrm{Q}_{\mathrm{S}}$ output data is for use in high-speed cascaded systems. The $\mathrm{Q}_{\mathrm{S}}$ output data is shifted on the following negative clock transition for use in low-speed cascaded systems.

Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high.

Outputs of the eight data latches are controlled by 3 -state buffers which are placed in the high-impedance state by a logic Low on Output Enable.

## Features

- 3-State Outputs
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Input Diode Protection
- Data Latch
- Dual Outputs for Data Out on Both Positive and

Negative Clock Transitions

- Useful for Serial-to-Parallel Data Conversion
- Pin-for-Pin Compatible with CD4094B
- NLV Prefix for Automotive and Other Applications Requiring

Unique Site and Control Change Requirements; AEC-Q100
Qualified and PPAP Capable

- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


SOIC-16 D SUFFIX CASE 751B TSSOP-16 DT SUFFIX CASE 948F

| MARKING DIAGRAMS |
| :---: |
|  |
| SOIC-16 TSSOP-16 |
| A = Assembly Location <br> WL, L = Wafer Lot <br> YY, Y = Year <br> WW, W = Work Week <br> G or ${ }^{\text {• }}=\mathrm{Pb}-$ Free Indicator |

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current <br> (DC or Transient) per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, per Package (Note 1) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## PIN ASSIGNMENT

| STROBE | $1 \bullet$ | 16 | $\mathrm{V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: | :---: |
| DATA | 2 | 15 | OUTPUT |
| CLOCK | 3 | 14 | Q5 |
| Q1 | 4 | 13 | Q6 |
| Q2 | 5 | 12 | Q7 |
| Q3 | 6 | 11 | Q8 |
| Q4 | 7 | 10 | Q's |
| $\mathrm{v}_{\text {S }}$ | 8 | 9 | $Q_{S}$ |

## TRUTH TABLE

| Clock | Output Enable | Strobe | Data | Parallel Outputs |  | Serial Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q1 | $Q_{N}$ | $\mathrm{Q}^{*}{ }^{\text {* }}$ | Q's |
| ノ | 0 | X | X | Z | Z | Q7 | No Chg. |
| $\checkmark$ | 0 | X | X | Z | Z | No Chg. | Q7 |
| ת | 1 | 0 | X | No Chg. | No Chg. | Q7 | No Chg. |
| $\Omega$ | 1 | 1 | 0 | 0 | $\mathrm{Q}_{\mathrm{N}}-1$ | Q7 | No Chg. |
| $\checkmark$ | 1 | 1 | 1 | 1 | $\mathrm{Q}^{-1}$ | Q7 | No Chg. |
| 乙 | 1 | 1 | 1 | No Chg. | No Chg. | No Chg. | Q7 |

* At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and $Q_{S}$.

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC14094BDG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC14094BDR2G | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| NLV14094BDR2G* | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| MC14094BDTR2G | TSSOP-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| NLV14094BDTR2G* | TSSOP-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $V_{D D}$ Vdc | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ (Note 2) | Max | Min | Max |  |
| Output Voltage  <br> $V_{\text {in }}=V_{D D}$ or 0 $0 "$ Level | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
| = 0 or $V_{\text {DD }} \quad$ "1" Level | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| $\begin{array}{\|ll} \hline \text { Input Voltage } & \text { "0" Level } \\ \left(V_{O}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) & \\ & \\ & \text { "1" Level } \\ \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) & \end{array}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | 3.5 7.0 11 | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | Vdc |
| Output Drive Current  <br> $\left(\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right)$ Source <br> $\left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right)$ Sink <br> $\left(\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right)$  <br>   | ${ }^{\text {IOH }}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{aligned} & -2.4 \\ & -0.51 \\ & -1.3 \\ & -3.4 \end{aligned}$ | $\begin{aligned} & -4.2 \\ & -0.88 \\ & -2.25 \\ & -8.8 \end{aligned}$ | - | $\begin{aligned} & -1.7 \\ & -0.36 \\ & -0.9 \\ & -2.4 \end{aligned}$ | - | mAdc |
|  | IoL | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} \hline 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} \hline 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | $\mathrm{l}_{\text {in }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(V_{\text {in }}=0\right)$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | $\mathrm{I}_{\mathrm{DD}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | 5.0 10 20 | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current (Notes 3 \& 4) (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs, all buffers switching) | ${ }_{\text {IT }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(4.1 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(14 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(140 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |
| 3-State Output Leakage Current | $\mathrm{I}_{\text {TL }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.0001$ | $\pm 0.1$ | - | $\pm 3.0$ | $\mu \mathrm{A}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
3. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
4. To calculate total supply current at loads other than 50 pF :

$$
\mathrm{I}_{\mathrm{T}}\left(\mathrm{C}_{\mathrm{L}}\right)=\mathrm{I}_{\mathrm{T}}(50 \mathrm{pF})+\left(\mathrm{C}_{\mathrm{L}}-50\right) \text { Vfk }
$$

where: $\mathrm{I}_{\mathrm{T}}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right.$ ) in volts, f in kHz is input frequency, and $\mathrm{k}=0.001$.

SWITCHING CHARACTERISTICS (Note 5) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Characteristic | Symbol | $\mathrm{V}_{\mathrm{DD}}$ V d | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Output Rise and Fall Time } \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\text {THL }}=(1.35 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+33 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(0.6 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(0.4 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}}, \\ & \mathrm{t}_{\mathrm{THL}} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 50 \\ & 40 \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \\ & 80 \end{aligned}$ | ns |
| Propagation Delay Time (Figure 1) <br> Clock to Serial out QS $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+305 \mathrm{~ns}$ <br> $\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\text {PHL }}=(0.36 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+107 \mathrm{~ns}$ <br> $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}=(0.26 \mathrm{~ns} / \mathrm{pF}) \mathrm{CL}+82 \mathrm{~ns}$ <br> Clock to Serial out Q'S <br> $t_{\text {PLH }}, t_{\text {PHL }}=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+350 \mathrm{~ns}$ <br> $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}=(0.36 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+149 \mathrm{~ns}$ <br> $t_{\text {PLH }}, t_{\text {PHL }}=(0.26 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+62 \mathrm{~ns}$ <br> Clock to Parallel out <br> $t_{\text {PLH }}, t_{\text {PHL }}=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+375 \mathrm{~ns}$ <br> $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}=(0.35 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+177 \mathrm{~ns}$ <br> $t_{\text {PLH }}, \mathrm{t}_{\text {PHL }}=(0.26 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+122 \mathrm{~ns}$ <br> Strobe to Parallel out <br> $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+245 \mathrm{~ns}$ <br> $t_{\text {PLH }}, t_{\text {PHL }}=(0.36 \mathrm{~ns} / \mathrm{pF}) \mathrm{CL}+127 \mathrm{~ns}$ <br> $\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}=(0.26 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+87 \mathrm{~ns}$ <br> Output Enable to Output <br> $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\mathrm{PZL}}=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+95 \mathrm{~ns}$ <br> $t_{\text {PHZ }}, t_{\text {PZL }}=(0.36 \mathrm{~ns} / \mathrm{PF}) \mathrm{C}_{\mathrm{L}}+57 \mathrm{~ns}$ <br> $t_{\text {PHZ }}$, t PZL $=(0.26 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+42 \mathrm{~ns}$ <br> $t_{\text {PLZ }}$, tPZH $=(0.90 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+180 \mathrm{~ns}$ <br> $t_{\text {PLZ }}, \mathrm{t}_{\text {PZH }}=(0.36 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+77 \mathrm{~ns}$ <br> $t_{\text {PLZ }}, \mathrm{t}_{\text {PZH }}=(0.26 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+57 \mathrm{~ns}$ | $t_{\text {PLH }}$, $\mathrm{t}_{\mathrm{PHL}}$ <br> tphZ <br> tpzL <br> $t_{\text {pLZ }}$, <br> tpzH | 5.0 <br> 10 <br> 15 <br>  <br> 5.0 <br> 10 <br> 15 <br>  <br> 5.0 <br> 10 <br> 15 <br>  <br> 5.0 <br> 10 <br> 15 <br>  <br> 5.0 <br> 10 <br> 15 <br> 5.0 <br> 10 <br> 15 |  | 350 <br> 125 <br> 95 <br>  <br> 230 <br> 110 <br> 75 <br>  <br> 420 <br> 195 <br> 135 <br>  <br> 290 <br> 145 <br> 100 <br>  <br> 140 <br> 75 <br> 55 <br> 225 <br> 95 <br> 70 | 600 250 190 460 220 150 840 390 270 580 290 200 280 150 110 450 190 140 | ns |
| Setup Time Data in to Clock | $\mathrm{t}_{\text {su }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 125 \\ & 55 \\ & 35 \end{aligned}$ | $\begin{aligned} & \hline 60 \\ & 30 \\ & 20 \end{aligned}$ |  | ns |
| Hold Time Clock to Data | $\mathrm{th}_{\text {h }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 0 \\ 20 \\ 20 \end{gathered}$ | $\begin{gathered} \hline-40 \\ -10 \\ 0 \end{gathered}$ |  | ns |
| Clock Pulse Width, High | ${ }^{\text {twH }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 200 \\ & 100 \\ & 83 \end{aligned}$ | $\begin{gathered} \hline 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | ns |
| Clock Rise and Fall Time | $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{cl})} \\ & \mathrm{t}_{\mathrm{f}(\mathrm{cl})} \end{aligned}$ | $\begin{gathered} \hline 5 \\ 10 \\ 15 \end{gathered}$ | - |  | $\begin{aligned} & \hline 15 \\ & 5.0 \\ & 4.0 \end{aligned}$ | us |
| Clock Pulse Frequency | $\mathrm{f}_{\mathrm{cl}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 2.5 \\ & 5.0 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 1.25 \\ 2.5 \\ 3.0 \end{gathered}$ | MHz |
| Strobe Pulse Width | ${ }^{\text {tw }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 200 \\ 80 \\ 70 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 100 \\ & 40 \\ & 35 \end{aligned}$ | - | ns |

5. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3-STATE TEST CIRCUIT


Figure 1.

## BLOCK DIAGRAM



DYNAMIC TIMING DIAGRAM


SOIC-16
CASE 751B-05
ISSUE K
SCALE 1:1


| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-16 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


TSSOP-16
CASE 948F-01
ISSUE B
DATE 19 OCT 2006

SCALE 2:1


| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-16 | PAGE 1 OF 1 |

ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

    1. Temperature Derating: "D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

    This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

    Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.

