

TwinDieTM 1.35V DDR3L SDRAM

MT41K256M32 - 32 Meg x 32 x 8 Banks

Description

The 8Gb (TwinDie™) DDR3L SDRAM (1.35V) uses two Micron 4Gb DDR3L SDRAM x16 die for a quad byte device in one package. Refer to Micron's 4Gb DDR3 SDRAM data sheet for specifications not included in this document. Specifications for base part number MT41K256M16 correlate to TwinDie manufacturing part number MT41K256M32.

Features

- Uses two 4Gb Micron die
- Single rank with dual ZQ balls combines two 4Gb x16 devices in one package
- $V_{DD} = V_{DDO} = 1.35V (1.283-1.425V)$; backward compatible to 1.5V operation
- 1.35V center-terminated push/pull I/O
- JEDEC-standard ball-out
- Low-profile package

T_c of 0°C to 95°C (commercial)

- 0°C to 85°C: 8192 refresh cycles in 64ms
- 85°C to 95°C: 8192 refresh cycles in 32ms

Industrial temperature (IT) option available (Rev. E)

Options	Marking
Configuration	
 32 Meg x 32 x 8 banks 	256M32
 FBGA package (Pb-free) 	
136-ball FBGA	SGB
(11mm x 14mm x 1.2mm) Rev. D	
136-ball FBGA	SLD
(10mm x 14mm x 1.2mm) Rev. E	
 Timing – cycle time¹ 	
- 1.25ns @ CL = 11 (DDR3L-1600)	-125
-1.5ns @ CL = 9 (DDR3L-1333)	-15E
-1.87ns @ CL = 7 (DDR3L-1066)	-187E
 Self refresh 	
Standard	None
 Operating temperature 	
– Commercial (0°C ≤ T_C ≤ 95°C)	None
– Industrial (-40 °C ≤ T _C ≤ 95°C) Rev. E	IT
• Revision	:D/:E

Note: 1. CL = CAS (READ) latency.

Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target ^t RCD- ^t RP-CL	^t RCD (ns)	^t RP (ns)	CL (ns)
-125 ^{1, 2}	1600	11-11-11	13.75	13.75	13.75
-15E ¹	1333	9-9-9	13.5	13.5	13.5
-187E	1066	7-7-7	13.1	13.1	13.1

Notes: 1. Backward compatible to 1066, CL = 7 (-187E).

2. Backward compatible to 1333, CL = 9 (-15E).

Table 2: Addressing

Parameter	256 Meg x 32
Configuration	32 Meg x 32 x 8 banks
Refresh count	8K
Row address	32K A[14:0]
Bank address	8 BA[2:0]
Column address	1K A[9:0]
Page size	2KB

PDF: 09005aef84ad0652 DDR3L_8Gb_x32_1CS_TwinDie.pdf - Rev. D 05/13 EN Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.

1



Ball Assignments and Descriptions

Figure 1: 136-Ball FBGA Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12
Α	V _{DD}	Ves	V _{SSQ}	O DQ1					() D09	Vero	Vec	, , , , , , , , , , , , , , , , , , ,
В	DI	\bigcirc \vee _{ss} \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc	V SSQ	DQ3 DM0 DQ5 DQ5 CS#					DQ9 DQ11 DQ51# DQ13 DQ15 CK A10	V _{SSQ} V _{SSQ} V _{SSQ} V _{DDQ} V _{DDQ} V _{DDQ}	DQ8 DQ10 DQ12 DQ14 CKE	() DD () DD () SS () SS () SS () DD () DD () DD () SS () SS () DD (
С	V _{DDO}	DO2	V _{sso}	DM0					(), DM1	V _{sso}	DO10	V _{DDO}
D	/ , , , , , , , , , , , , , , , , , , ,	V _{DDO}	DQS0	DQS0#					DQS1#	DQS1	V _{DDO}	v _{sso}
Е	V _{ssq}	D04	V _{DDO}	DO5					() DO13	VDDO	D012	V ₅₅₀
F	V _{ss}	DQ2 VDDQ DQ4 DQ6 NF DQ6 BA2	V _{DDO}	DQ7					DQ15	V _{DDO}	DQ14	, , , , , , , , , , , , , , , , , , ,
G	V _{DD}	NF.	CAS#	RAS#					CK	CK#	CKE	V _{DD}
Н	RESET#	, , BA2	ODT	CS#					A10	(), A14	RFU	RFU
J	V _{REEDO}	/ , V _{ss}	ZO0	WE#					() A1	(<u>)</u> , ZQ1	V _{SS}	V _{REFCA}
K	PAO		ZQ0 () A2 ()	A0					\bigcirc	Δ6	Δ12	Γ΄ \ Γ΄ \ RΔ1
L	Von	A7	AE AE	A2					A8	A6 ()	A13	, , , , , , , , , , , , , , , , , , ,
М	Voc	0	V _{DDO}	POSE					D017	V _{DDQ}	0	, , , , , , , , , , , , , , , , , , ,
N	()	DQ24	(), V	0					DQ17	, , , , , , , , , , , , , , , , , , ,	DQ18	Vero
Р	SSQ	DQ26	DDQ	DQ2/					1 1	V _{DDQ} DQS2	/) / V	Vesa
R	SSQ	ODDQ	DQS3	DQS3#					DQ32#	1 1	DDQ	1 1
Т	DDQ	DQ28	vssq vssq v-	DM3					DIVIZ	'SSQ	DQ20	DDQ
U	V DDQ	V _{SS} A9 A7 DQ24 DQ26 CV _{DDQ} DQ30 CV _{SS}	A5 \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\						A1 A4 A8 DQ17 DQ19 DQ52# DQ21 DQ23	V _{SSQ}	A12 A13 DQ16 OQ18 VDDQ DQ20 DQ22 VSS	DDQ
	V _{DD}	V _{SS}	V _{SSQ}	DQ31					DQ23	v ssQ	vss	v _{DD}

Note: 1. ZQ1 (dark ball) designates the ball that differs from the monolithic version.



Table 3: FBGA 136-Ball Descriptions

Symbol	Туре	Description
A14, A13, A12/BC#, A11, A10/AP, A[9:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V _{REFCA} . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = burst length (BL) of 8 or no burst chop, LOW = burst chop (BC) of 4, burst chop).
BA[2:0]	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V_{REFCA} .
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All command, address, and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3L SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle) or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V _{REFCA} .
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CSO# is considered part of the command code.
DM[3:0]	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with the input data, during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to V _{REFDQ} . There is one DM per byte.
ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to DQ[31:0], DQS[3:0], DQS#[3:0], and DM[3:0]. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V_{REFCA} .
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V _{REFCA} .
RESET#	Input	Reset: RESET# is an active LOW CMOS input referenced to V_{SS} . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DDQ}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. RESET# assertion and desertion are asynchronous.
DQ[31:0]	I/O	Data input/output: Bidirectional data bus. DQ[31:0] are referenced to V _{REFDQ} .
DQS[3:0], DQS#[3:0]	I/O	Data strobe: DQS and DQS# pairs are differential data strobes; there is one DQS and DQS# pair per byte. The DQS strobes output with read data; edge aligned with read data; input with write data; center-aligned with write data.



Table 3: FBGA 136-Ball Descriptions (Continued)

Symbol	Туре	Description
V_{DD}	Supply	Power supply: 1.35V (1.283–1.45V operational)
V_{DDQ}	Supply	DQ power supply: 1.35V (1.283–1.45V operational)
V_{REFCA}	Supply	Reference voltage for control, command, and address: V _{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V_{REFDQ}	Supply	Reference voltage for data: V_{REFDQ} must be maintained at all times (including self refresh) for proper device operation.
V _{SS}	Supply	Ground.
V _{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ[1:0]	Reference	External reference ball for output drive calibration: Each ball is tied to its own external 240 Ω resistor (RZQ), which is tied to V _{SSQ} . Each resistor is connected to a seperate x16 die.
NC	-	No connect: These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	_	No function: These balls should be left unconnected (the ball may have connection to the DRAM or to other balls).
RFU	-	Reserved for future use Row address bit A15(H11).



Functional Description

The TwinDie DDR3L SDRAM is a high-speed, CMOS dynamic random access memory device internally configured as two 8-bank DDR3L SDRAM devices.

Although each die is tested individually within the dual-die package, some TwinDie test results may vary from a like die tested within a monolithic die package.

The DDR3L SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O balls.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3L SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3L SDRAM and edge-aligned to the data strobes.

Read and write accesses to the DDR3L SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits (including CSn#, BAn, and An) registered coincident with the READ or WRITE command are used to select the rank, bank, and starting column location for the burst access.

This data sheet provides a general description, package dimensions, and the package ballout. Refer to the Micron monolithic DDR3L data sheet for complete information regarding individual die initialization, register definition, command descriptions, and die operation.


Industrial Temperature

The industrial temperature (IT) option, if offered, requires that the case temperature not exceed –40°C or 95°C. JEDEC specifications require the refresh rate to double when T_{C} exceeds 85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance, I_{DD} values, some IDD specifications and the input/output impedance must be derated when T_{C} is < 0°C or > 95°C. See the DDR3 monolithic data sheet for details.



Functional Block Diagram

Figure 2: Functional Block Diagram (32 Meg x 32 x 8 Banks)





Electrical Specifications

Absolute Rating

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the device data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 4: Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V _{DD} supply voltage relative to V _{SS}	V_{DD}	-0.4	1.975	V	1
V _{DD} supply voltage relative to V _{SSQ}	V_{DDQ}	-0.4	1.975	V	
Voltage on any ball relative to V _{SS}	V _{IN} , V _{OUT}	-0.4	1.975	V	
Input leakage current Any input $0V \le V_{IN} \le V_{DD}$, V_{REF} pin $0V \le V_{IN} \le 1.1V$ (All other pins not under test = $0V$)	I _I	-4	4	μΑ	
V_{REF} supply leakage current $V_{REFDQ} = V_{DD}/2$ or $V_{REFCA} = V_{DD}/2$ (All other pins not under test = 0V)	I _{VREF}	-2	2	μΑ	2
Operating case temperature - Commercial	T _C	0	95	°C	3, 4
Operating case temperature - Industrial	T _C	-40	95	°C	
Storage temperature	T _{STG}	-55	150	°C	

Notes:

- 1. V_{DD} and V_{DDQ} must be within 300mV of each other at all times, and V_{REF} must not be greater than $0.6 \times V_{DDQ}$. When V_{DD} and V_{DDQ} are less than 500mV, V_{REF} may be \leq 300mV.
- 2. The minimum limit requirement is for testing purposes. The leakage current on the V_{REF} pin should be minimal.
- 3. MAX operating case temperature. T_C is measured in the center of the package (see figure: Temperature Test Point Location).
- 4. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_C during operation.



Input/Output Capacitance

The lump capacitance values are not listed. Simulations should use actual models and not lumped capacitance.

Temperature and Thermal Impedance

It is imperative that the DDR3L SDRAM device's temperature specifications, shown in the following table, be maintained in order to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. Thermal impedances listed in the Thermal Impedance table apply to the current die revision and packages.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications," prior to using the values listed in the thermal impedance table. For designs that are expected to last several years and require the flexibility to use several DRAM die shrinks, consider using final target theta values (rather than existing values) to account for increased thermal impedances from the die size reduction.

The DDR3 SDRAM device's safe junction temperature range can be maintained when the $T_{\rm C}$ specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required to satisfy the case temperature specifications.

Table 5: Thermal Characteristics

Parameter/Condition	Value	Units	Symbol	Notes
Operating case temperature -	0 to 85	°C	T _C	1, 2, 3
Commercial	0 to 95	°C	T _C	1, 2, 3, 4
Operating case temperature -	-40 to 85	°C	T _C	1, 2, 3
Industrial	–40 to 95	°C	T _C	1, 2, 3, 4

Notes:

- 1. MAX operating case temperature. T_C is measured in the center of the package.
- 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T_C during operation.
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_C during operation.
- 4. If T_C exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9μs interval refresh rate. The use of SRT or ASR (if available) must be enabled.



Figure 3: Temperature Test Point Location




Table 6: Thermal Impedance

Die Rev	Package	Substrate	ΘJA (°C/W) Airflow = 0m/s	ΘJA (°C/W) Airflow = 1m/s	ΘJA (°C/W) Airflow = 2m/s	⊝JB (°C/W)	⊝JC (°C/W)	Notes
D	136-ball	2-layer	TBD	TBD	TBD	TBD	TBD	1
		4-layer	TBD	TBD	TBD	TBD		
E	136-ball	2-layer	TBD	TBD	TBD	TBD	TBD	1
		4-layer	TBD	TBD	TBD	TBD		

Note: 1. Thermal resistance data is based on a number of samples from multiple lots and should be viewed as a typical number.

Timing Adjustments

The base data sheet timing specifications are generally applicable, but some parameters will require adjustments. The clock to strobe skews will require adjustments as noted below. V_{OX} will be offset.

Table 7: Timing adjustments for DDP x32

Note 1 applies to the entire table

		DDR3L -800	DDR3L -1066	DDR3L -1333	DDR3L -1600	
Parameter Skewed	Symbols	Тур	Тур	Тур	Тур	Unit
Byte 1: CK, CK# to DQS1	^t DQSCK, ^t DQSS	-24	-24	-24	-24	ps
Byte 1: CK, CK# to DQS1#	^t DQSCK, ^t DQSS	-14.5	-14.5	-14.5	-14.5	ps
Byte 0: CK, CK# to DQS0	^t DQSCK, ^t DQSS	-23.5	-23.5	-23.5	-23.5	ps
Byte 0: CK, CK# to DQS0#	^t DQSCK, ^t DQSS	-12	-12	-12	-12	ps
Byte 2: CK, CK# to DQS2#	^t DQSCK, ^t DQSS	38.5	38.5	38.5	38.5	ps
Byte 2: CK, CK# to DQS3	^t DQSCK, ^t DQSS	44	44	44	44	ps
Byte 3: CK, CK# to DQS3#	^t DQSCK, ^t DQSS	41.5	41.5	41.5	41.5	ps
Byte 3: CK, CK# to DQS3	^t DQSCK, ^t DQSS	44	44	44	44	ps



Electrical Specifications – I_{CDD} Parameters

Table 8: DDR3L I_{CDD} Specifications and Conditions (Rev. D)

Note 1 applies to the entire table

Combined Symbol	Individual Die Status	Bus Width	-187E	-15E	-125	Units
I _{CDD0}	$I_{CDD0} = 2 \times I_{DD0}$	x32	150	160	180	mA
I _{CDD1}	$I_{CDD1} = 2 \times I_{DD1}$	x32	210	220	230	mA
I _{CDD2P0} (slow exit)	$I_{CDD2P0} = 2 \times I_{DD2P0}$	x32	30	30	30	mA
I _{CDD2P1} (fast exit)	$I_{CDD2P1} = 2 \times I_{DD2P1}$	x32	56	60	70	mA
I _{CDD2Q}	$I_{CDD2Q} = 2 \times I_{DD2Q}$	x32	74	84	94	mA
I _{CDD2N}	$I_{CDD2N} = 2 \times I_{DD2N}$	x32	78	84	94	mA
I _{CDD2NT}	$I_{CDD2NT} = 2 \times I_{DD2NT}$	x32	90	100	110	mA
I _{CDD3P}	$I_{CDD3P} = 2 \times I_{DD3P}$	x32	90	100	110	mA
I _{CDD3N}	$I_{CDD3N} = 2 \times I_{DD3N}$	x32	120	130	140	mA
I_{CDD4R}	$I_{CDD4R} = 2 \times I_{DD4R}$	x32	420	460	540	mA
I _{CDD4W}	$I_{CDD4W} = 2 \times I_{DD4W}$	x32	340	380	430	mA
I_{CDD5B}	$I_{CDD5B} = 2 \times I_{DD5B}$	x32	400	410	430	mA
I_{CDD6}	$I_{CDD6} = 2 \times I_{DD6}$	x32	36	36	44	mA
I _{CDD6ET}	$I_{CDD6ET} = 2 \times I_{DD6ET}$	x32	48	48	56	mA
I _{CDD7}	$I_{CDD7} = 2 \times I_{DD7}$	x32	510	560	630	mA
I _{CDD8}	$I_{CDD8} = 2 \times I_{DD8}$	x32	34	34	44	mA

Note: 1. I_{CDD} values reflect the combined current of both individual die. I_{DDx} represents individual die values.

Table 9: DDR3L ICDD Specifications and Conditions (Rev. E)

Notes 1 and 2 apply to the entire table

Combined	Individual	Bus				_
Symbol	Die Status	Width	-187E	-15E	-125	Units
I _{CDD0}	$I_{CDD0} = 2 \times I_{DD0}$	x32	110	117	131	mA
I _{CDD1}	$I_{CDD1} = 2 \times I_{DD1}$	x32	160	167	175	mA
I _{CDD2P0} (slow exit)	$I_{CDD2P0} = 2 \times I_{DD2P0}$	x32	36	36	36	mA
I _{CDD2P1} (fast exit)	$I_{CDD2P1} = 2 \times I_{DD2P1}$	x32	52	56	64	mA
I _{CDD2Q}	$I_{CDD2Q} = 2 \times I_{DD2Q}$	x32	54	56	64	mA
I _{CDD2N}	$I_{CDD2N} = 2 \times I_{DD2N}$	x32	56	58	64	mA
I _{CDD2NT}	$I_{CDD2NT} = 2 \times I_{DD2NT}$	x32	70	78	84	mA
I _{CDD3P}	$I_{CDD3P} = 2 \times I_{DD3P}$	x32	64	70	76	mA
I _{CDD3N}	$I_{CDD3N} = 2 \times I_{DD3N}$	x32	83	89	94	mA
I _{CDD4R}	$I_{CDD4R} = 2 \times I_{DD4R}$	x32	370	403	470	mA
I _{CDD4W}	$I_{CDD4W} = 2 \times I_{DD4W}$	x32	274	304	342	mA
I _{CDD5B}	$I_{CDD5B} = 2 \times I_{DD5B}$	x32	448	456	470	mA



Table 9: DDR3L I_{CDD} Specifications and Conditions (Rev. E) (Continued)

Notes 1 and 2 apply to the entire table

Combined Symbol	Individual Die Status	Bus Width	-187E	-15E	-125	Units
I _{CDD6}	$I_{CDD6} = 2 \times I_{DD6}$	x32	40	40	40	mA
I _{CDD6ET}	$I_{CDD6ET} = 2 \times I_{DD6ET}$	x32	50	50	50	mA
I _{CDD7}	$I_{CDD7} = 2 \times I_{DD7}$	x32	395	433	486	mA
I _{CDD8}	$I_{CDD8} = 2 \times I_{DD8}$	x32	40	40	40	mA


Notes:


- 1. I_{CDD} values reflect the combined current of both individual die. I_{DDx} represents individual die values.
- 2. The I_{DD} values must be derated (increased) on IT-option devices when operated outside of the range $0^{\circ}C \le T_C \le 85^{\circ}C$:
 - 2a. When $T_C < 0$ °C: I_{DD2P0} , I_{DD2P1} and I_{DD3P} must be derated by 4%; I_{DD4R} and I_{DD4W} must be derated by 2%; and I_{DD6} , I_{DD6ET} and I_{DD7} must be derated by 7%.
 - 2b. When $T_C > 85^{\circ}C$: I_{DD4R} , I_{DD5B} , and I_{DD7} must be derated by 5%; I_{DD0} , I_{DD1} , I_{DD2P1} , I_{DD3N} , and I_{DD3P} must be derated by 15%; I_{DD2P0} , I_{DD2Q} , I_{DD2N} , and I_{DD2NT} must be derated by 40%.



Package Dimensions

Figure 4: 136-Ball FBGA Die Rev. D (Package Code SGB)







Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).



Figure 5: 136-Ball FBGA Die Rev. E (Package Code SLD)





Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc. TwinDie is a trademark of Micron Technology, Inc.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.