


## Digitally controlled audio processor

### Features

- Input multiplexer
  - Two stereo and one mono inputs
  - One quasi differential input
  - Selectable input gain for optimal adaptation to different sources
- Fully programmable loudness function
- Volume control in 0.3dB steps including gain up to 20dB
- Zero crossing mute, soft mute and direct mute
- Bass and treble control
- Four speaker attenuators
  - Four independent speakers control in 1.25dB steps for balance and fader facilities
  - Independent mute function
- All functions programmable via serial I<sup>2</sup>C bus

### Description

The audioprocessor TDA7342 is an upgrade of the TDA731X audioprocessor family.



Due to a highly linear signal processing, using CMOS-switching techniques instead of standard bipolar multipliers, very low distortion and very low noise are obtained. Several new features like softmute, and zero-crossing mute are implemented. The soft Mute function can be activated in two ways:

1. Via serial bus (Mute byte, bit D0)
2. Directly on pin 21 through an I/O line of the microcontroller

Very low DC stepping is obtained by use of a BICMOS technology.

### Order codes

Part number	Package	Packing
TDA7342N	LQFP32	Tube
TDA7342NTR	LQFP32	Tape and reel

# Contents

- 1      Block diagram and pin descriptions ..... 5**
  - 1.1    Block diagram ..... 5
  - 1.2    Pin description ..... 5
  
- 2      Electrical specifications ..... 6**
  - 2.1    Absolute maximum ratings ..... 6
  
- 3      I2C Bus interface ..... 10**
  - 3.1    Data validity ..... 10
  - 3.2    Start and stop conditions ..... 10
  - 3.3    Byte format ..... 10
  - 3.4    Acknowledge ..... 10
  - 3.5    Transmission without acknowledge ..... 10
  
- 4      Software specification ..... 12**
  - 4.1    Interface protocol ..... 12
  - 4.2    Auto increment ..... 12
  - 4.3    Transmitted data ..... 13
  - 4.4    Data byte specification ..... 13
  
- 5      Package information ..... 18**
  
- 6      Revision history ..... 19**

## List of tables

Table 1.	Absolute maximum ratings . . . . .	6
Table 2.	Thermal data . . . . .	6
Table 3.	Quick reference data . . . . .	6
Table 4.	Electrical characteristics . . . . .	6
Table 5.	Subaddress (receive mode) . . . . .	12
Table 6.	Send mode . . . . .	13
Table 7.	Input selector . . . . .	13
Table 8.	Loudness . . . . .	14
Table 9.	Mute . . . . .	14
Table 10.	Speaker attenuators (LF, LR, RF, RR) . . . . .	15
Table 11.	Bass/Treble . . . . .	15
Table 12.	Volume . . . . .	17
Table 13.	Document revision history . . . . .	19


## List of figures

Figure 1.	Block diagram . . . . .	5
Figure 2.	Pin connections (Top view). . . . .	5
Figure 3.	Data validity on the I2C BUS . . . . .	11
Figure 4.	Timing diagram of I2C BUS . . . . .	11
Figure 5.	Acknowledge on the I2C BUS . . . . .	11
Figure 6.	Interface protocol . . . . .	12
Figure 7.	LQFP32 Mechanical data & package dimensions . . . . .	18

# 1 Block diagram and pin descriptions


## 1.1 Block diagram

Figure 1. Block diagram



## 1.2 Pin description

Figure 2. Pin connections (Top view)



## 2 Electrical specifications

### 2.1 Absolute maximum ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>S</sub>	Operating supply voltage	10.5	V
T <sub>amb</sub>	Operating ambient temperature	-40 to 85	°C
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
R <sub>th j-amb</sub>	Thermal resistance junction-pins	150	°C/W

**Table 3. Quick reference data**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>S</sub>	Supply voltage	6	9	10.2	V
V <sub>CL</sub>	Max. input signal handling	2.1	2.6		V <sub>rms</sub>
THD	Total harmonic distortion V = 1V <sub>rms</sub> f = 1KHz		0.01	0.08	%
S/N	Signal to noise ratio		106		dB
S <sub>C</sub>	Channel separation		100		dB
	Volume control 0.3dB step	-59.7		20	dB
	Treble control 2dB step	-14		+14	dB
	Bass control 2dB step	-10		+18	dB
	Fader and balance control 1.25dB step	-38.75		0	dB
	Input gain 3.75dB step	0		11.25	dB
	Mute attenuation		100		dB

**Table 4. Electrical characteristics**

(V<sub>S</sub> = 9V; R<sub>L</sub> = 10KΩ; R<sub>g</sub> = 50Ω; T<sub>amb</sub> = 25°C; all gains = 0dB; f = 1KHz. Refer to the test circuit, unless otherwise specified.)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>Input selector</b>						
R <sub>I</sub>	Input resistance		70	100	130	KΩ
V <sub>CL</sub>	Clipping level	d ≤ 0.3%	2.1	2.6		V <sub>RMS</sub>
S <sub>I</sub>	Input separation		80	100		dB
R <sub>L</sub>	Output load resistance		2			KΩ
G <sub>I MIN</sub>	Minimum input gain		-0.75	0	0.75	dB
G <sub>I MAX</sub>	Maximum input gain		10.25	11.25	12.25	dB

**Table 4. Electrical characteristics (continued)**

( $V_S = 9V$ ;  $R_L = 10K\Omega$ ;  $R_g = 50\Omega$ ;  $T_{amb} = 25^\circ C$ ; all gains = 0dB;  $f = 1KHz$ . Refer to the test circuit, unless otherwise specified.)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$G_{step}$	Step resolution		2.75	3.75	4.75	dB
$e_N$	Input noise	20Hz to 20 KHz unweighted		2.3		$\mu V$
$V_{DC}$	DC Steps	Adjacent gain steps		1.5	10	mV
		$G_{IIN}$ to $G_{IMAX}$		3		mV
<b>Differential input (IN 3)</b>						
$R_I$	Input resistance	Input selector BIT D6 = 0 (0dB)	10	15	20	$K\Omega$
		Input selector BIT D6 = 1 (-6dB)	14	20	30	$K\Omega$
CMRR	Common mode rejection ratio	$V_{CM} = 1V_{RMS}$ ; $f = 1KHz$	48	75		dB
		$f = 10KHz$	45	70		dB
d	Distortion	$V_I = 1V_{RMS}$		0.01	0.08	%
$e_{IN}$	Input noise	20Hz to 20KHz; Flat; D6 = 0		5		$\mu V$
$G_{DIFF}$	Differential gain	D6 = 0	-1	0	1	dB
		D6 = 1	-7	-6	-5	dB
<b>Volume control</b>						
$R_I$	Input resistance		35	50		$K\Omega$
$G_{MAX}$	Maximum gain		18.75	20	21.25	dB
$A_{MAX}$	Maximum attenuation		57.7	59.7	62.7	dB
$A_{STEPC}$	Step resolution coarse attenuation		0.5	1.25	2.0	dB
$A_{STEPF}$	Step resolution fine attenuation		0.11	0.31	0.51	dB
$E_A$	Attenuation set error	$G = 20$ to $-20dB$	-1.25	0	1.25	dB
		$G = -20$ to $-58dB$	-3		2	dB
$E_t$	Tracking error			2		dB
$V_{DC}$	DC Steps	Adjacent attenuation Steps	-3	0	3	mV
		From 0dB to $A_{MAX}$		0.5	5	mV
<b>Loudness control</b>						
$R_I$	Internal resistor	Loud = On	35	50	65	$K\Omega$
$A_{MAX}$	Maximum attenuation		17.5	18.75	20.0	dB
$A_{step}$	Step resolution		0.5	1.25	2.0	dB
<b>Zero crossing mute</b>						

**Table 4. Electrical characteristics (continued)**

( $V_S = 9V$ ;  $R_L = 10K\Omega$ ;  $R_g = 50\Omega$ ;  $T_{amb} = 25^\circ C$ ; all gains = 0dB;  $f = 1KHz$ . Refer to the test circuit, unless otherwise specified.)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{TH}$	Zero crossing threshold (1)	WIN = 11		20		mV
		WIN = 10		40		mV
		WIN = 01		80		mV
		WIN = 00		160		mV
$A_{MUTE}$	Mute attenuation		80	100		dB
$V_{DC}$	DC Step	0dB to Mute		0	3	mV
<b>Soft mute</b>						
$A_{MUTE}$	Mute attenuation		45	60		dB
$T_{DON}$	ON Delay time	$C_{CSM} = 22nF$ ; 0 to -20dB; $I = I_{MAX}$	0.7	1	1.7	ms
		$C_{CSM} = 22nF$ ; 0 to -20dB; $I = I_{MIN}$	20	35	55	ms
$T_{DOFF}$	OFF current	$V_{CSM} = 0V$ ; $I = I_{MAX}$	25	50	75	$\mu A$
		$V_{CSM} = 0V$ ; $I = I_{MIN}$		1		$\mu A$
$V_{THSM}$	Soft mute threshold		1.5	2.5	3.5	V
$R_{INT}$	Pull-up resistor (pin 21)	(2)	35	50	65	$K\Omega$
$V_{SMH}$	(pin 21) Level high		3.5			V
$V_{SML}$	(pin 21) Level low	Soft mute active			1	V
<b>Bass control</b>						
$B_{BOOST}$	Max bass boost		15	18	20	dB
$B_{CUT}$	Max bass cut		-8.5	-10	-11.5	dB
$A_{step}$	Step Resolution		1	2	3	dB
$R_g$	Internal Feedback Resistance		45	65	85	$K\Omega$
<b>Treble control</b>						
$C_{RANGE}$	Control Range		$\pm 13$	$\pm 14$	$\pm 15$	dB
$A_{step}$	Step Resolution		1	2	3	dB
<b>Speaker attenuators</b>						
$C_{RANGE}$	Control range		35	37.5	40	dB
$A_{step}$	Step resolution		0.5	1.25	2.00	dB
$A_{MUTE}$	Output mute attenuation	Data word = XXX11111	80	100		dB
$E_A$	Attenuation set error				1.25	dB
$V_{DC}$	DC Steps	Adjacent attenuation steps		0	3	mV



**Table 4. Electrical characteristics** (continued)

( $V_S = 9V$ ;  $R_L = 10K\Omega$ ;  $R_g = 50\Omega$ ;  $T_{amb} = 25^\circ C$ ; all gains = 0dB;  $f = 1KHz$ . Refer to the test circuit, unless otherwise specified.)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>Audio output</b>						
$V_{clip}$	Clipping Level	$d = 0.3\%$	2.1	2.6		Vrms
$R_L$	Output Load Resistance		2			$K\Omega$
$R_O$	Output Impedance			30	100	$\Omega$
$V_{DC}$	DC Voltage Level		3.5	3.8	4.1	V
<b>General</b>						
$V_{CC}$	Supply Voltage		6	9	10.2	V
$I_{CC}$	Supply Current		5	10	15	mA
PSRR	Power Supply Rejection Ratio	$f = 1KHz$	60	80		dB
		B = 20 to 20kHz "A" weighted		65		dB
$e_{NO}$	Output Noise	Output muted (B = 20 to 20kHz flat)		2.5		$\mu V$
		All gains 0dB (B = 20 to 20kHz flat)		5	15	$\mu V$
$E_t$	Total Tracking Error	$A_V = 0$ to $-20dB$		0	1	dB
		$A_V = -20$ to $-60dB$		0	2	dB
S/N	Signal to Noise Ratio	All Gains = 0dB; $V_O = 1Vrms$		106		dB
$S_C$	Channel Separation		80	100		dB
d	Distortion	$V_{IN} = 1V$		0.01	0.08	%
<b>Bus inputs</b>						
$V_{IL}$	Input Low Voltage				1	V
$V_{IN}$	Input High Voltage		3			V
$I_{IN}$	Input Current	$V_{IN} = 0.4V$	-5		5	$\mu A$
$V_O$	Output Voltage SDA Acknowledge	$I_O = 1.6mA$		0.4	0.8	V

1. WIN represents the MUTE programming bit pair D6, D5 for the zero crossing window threshold
2. Internal pull-up resistor to  $V_S/2$ ; LOW = softmute active

## 3 I<sup>2</sup>C Bus interface

Data transmission from the microprocessor to the TDA7342 and vice versa takes place through the 2 wires of the I<sup>2</sup>C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to the positive supply voltage must be externally connected).

### 3.1 Data validity

As shown in fig. 4, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

### 3.2 Start and stop conditions

As shown in fig. 5 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

A STOP condition must be sent before each START condition.

### 3.3 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

### 3.4 Acknowledge

The master (microprocessor) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see

fig. 6). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledgment after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

### 3.5 Transmission without acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the microprocessor can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data. This approach of course is less protected from misworking and decreases the noise immunity.

Figure 3. Data validity on the I<sup>2</sup>C BUS




Figure 4. Timing diagram of I<sup>2</sup>C BUS





Figure 5. Acknowledge on the I<sup>2</sup>C BUS




## 4 Software specification

### 4.1 Interface protocol

The interface protocol comprises:

- A start condition (s)
- A chip address byte, (the LSB bit determines read/write transmission)
- A subaddress byte.
- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)

**Figure 6. Interface protocol**



ACK = Acknowledge

S = Start

P = Stop

I = Auto Increment

X = Not used

Max clock speed 500kbits/s

### 4.2 Auto increment

If bit I in the subaddress byte is set to "1", the auto increment of the subaddress is enabled

**Table 5. Subaddress (receive mode)**

MSB							LSB	Function
X	X	X	I	A3	A2	A1	A0	
				0	0	0	0	Input selector
				0	0	0	1	Loudness
				0	0	1	0	Volume
				0	0	1	1	Bass, treble
				0	1	0	0	Speaker attenuator LF
				0	1	0	1	Speaker attenuator LR
				0	1	1	0	Speaker attenuator RF
				0	1	1	1	Speaker attenuator RR
				1	0	0	0	Mute

### 4.3 Transmitted data

**Table 6. Send mode**

MSB							LSB
X	X	X	X	X	SM	ZM	X

ZM = Zero crossing muted (HIGH active)

SM = Soft mute activated (HIGH active)

X = Not used

The transmitted data is automatically updated after each ACK.

Transmission can be repeated without new chip address.

### 4.4 Data byte specification

X = not relevant; set to "1" during testing

**Table 7. Input selector**

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
0		1			0	0	0	not used
0		1			0	0	1	IN 2
0		1			0	1	0	IN 1
0		1			0	1	1	AM mono
0		1			1	0	0	not used
0		1			1	0	1	not used
0		1			1	1	0	not allowed
0		1			1	1	1	not allowed
0		1	0	0				11.25dB gain
0		1	0	1				7.5dB gain
0		1	1	0				3.75dB gain
0		1	1	1				0dB gain
	0							0dB differential input gain (IN3)
	1							-6dB differential input gain (IN3)

For example to select the IN 2 input with a gain of 7.5dB the Data Byte is: X X 1 0 1 0 0 1

**Table 8. Loudness**

MSB							LSB		Function
D7	D6	D5	D4	D3	D2	D1	D0		
X	X	X	0	0	0	0	0	0dB	
X	X	X	0	0	0	0	1	-1.25dB	
X	X	X	0	0	0	1	0	-2.5dB	
X	X	X	0	0	0	1	1	-3.75dB	
X	X	X	0	0	1	0	0	-5dB	
X	X	X	0	0	1	0	1	-6.25dB	
X	X	X	0	0	1	1	0	-7.5dB	
X	X	X	0	0	1	1	1	-8.75dB	
X	X	X	0	1	0	0	0	-10dB	
X	X	X	0	1	0	0	1	-11.25dB	
X	X	X	0	1	0	1	0	-12.5dB	
X	X	X	0	1	0	1	1	-13.75dB	
X	X	X	0	1	1	0	0	-15dB	
X	X	X	0	1	1	0	1	-16.25dB	
X	X	X	0	1	1	1	0	-17.5dB	
X	X	X	0	1	1	1	1	-18.75dB	
X	X	X	1	D3	D2	D1	D0	Loudness OFF (1)	

For example to select -17.5dB attenuation, loudness OFF, the Data Byte is: X X X1 1 1 1 0

NOTE 1: If the loudness is switched OFF, the loudness stage is acting like a volume attenuator with flat frequency response. D0 to D3 determine the attenuation level.

**Table 9. Mute**

MSB							LSB		Function
D7	D6	D5	D4	D3	D2	D1	D0		
							1	Soft mute on	
						0	1	Soft mute with fast slope ( $I = I_{MAX}$ )	
						1	1	Soft mute with slow slope ( $I = I_{MIN}$ )	
				1				Direct mute	
			0		1			Zero crossing mute on	
			0		0			Zero crossing mute off (delayed until the next zerocrossing)	
			1					Zero crossing mute and pause detector reset	
	0	0						160mV ZC Window threshold (WIN = 00)	
	0	1						80mV ZC Window threshold (WIN = 01)	

**Table 9. Mute**

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
	1	0						40mV ZC Window threshold (WIN = 10)
	1	1						20mV ZC Window threshold (WIN = 11)
0								Non symmetrical bass cut (note 4)
1								Symmetrical bass cut

An additional direct mute function is included in the speaker attenuators.

Note 4: Bass cut for very low frequencies; should not be used at +16 and +18dB bass boost (DC gain)

**Table 10. Speaker attenuators (LF, LR, RF, RR)**

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
								<b>1.25dB step</b>
X	X	X			0	0	0	0dB
X	X	X			0	0	1	-1.25dB
X	X	X			0	1	0	-2.5dB
X	X	X			0	1	1	-3.75dB
X	X	X			1	0	0	-5dB
X	X	X			1	0	1	-6.25dB
X	X	X			1	1	0	-7.5dB
X	X	X			1	1	1	-8.75dB
								<b>10dB step</b>
X	X	X	0	0				0dB
X	X	X	0	1				-10dB
X	X	X	1	0				-20dB
X	X	X	1	1				-30dB
X	X	X	1	1	1	1	1	Speaker mute

For example an attenuation of 25dB on a selected output is given by: X X X1 0 1 0 0

**Table 11. Bass/Treble**

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
								Treble step
				0	0	0	0	-14dB
				0	0	0	1	-12dB

**Table 11. Bass/Treble (continued)**

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
				0	0	1	0	-10dB
				0	0	1	1	-8dB
				0	1	0	0	-6dB
				0	1	0	1	-4dB
				0	1	1	0	-2dB
				0	1	1	1	0dB
				1	1	1	1	0dB
				1	1	1	0	2dB
				1	1	0	1	4dB
				1	1	0	0	6dB
				1	0	1	1	8dB
				1	0	1	0	10dB
				1	0	0	1	12dB
				1	0	0	0	14dB
								Bass steps
0	0	1	0					-10dB
0	0	1	1					-8dB
0	1	0	0					-6dB
0	1	0	1					-4dB
0	1	1	0					-2dB
0	1	1	1					-0dB
1	1	1	1					-0dB
1	1	1	0					2dB
1	1	0	1					4dB
1	1	0	0					6dB
1	0	1	1					8dB
1	0	1	0					10dB
1	0	0	1					12dB
1	0	0	0					14dB
0	0	0	1					14dB
0	0	0	0					18dB

For example 12dB Treble and -8dB Bass give the following data byte: 0 0 1 1 1 0 0 1



**Table 12. Volume**

MSB							LSB		Function
D7	D6	D5	D4	D3	D2	D1	D0		
								0.31db fine attenuation steps	
						0	0	0db	
						0	1	-0.31db	
						1	0	-0.62db	
						1	1	-0.94db	
								1.25db coarse attenuation steps	
			0	0	0			0db	
			0	0	1			-1.25db	
			0	1	0			-2.5db	
			0	1	1			-3.75db	
			1	0	0			-5db	
			1	0	1			-6.25db	
			1	1	0			-7.5db	
			1	1	1			-8.75db	
								10db gain / attenuation steps	
0	0	0						20db	
0	0	1						10db	
0	1	0						0db	
0	1	1						-10db	
1	0	0						-20db	
1	0	1						-30db	
1	1	0						-40db	
1	1	1						-50db	

For example to select -47.81dB Volume the Data Byte is: 1 1 0 1 1 0 0 1

Power on RESET: All Bytes Set to 1 1 1 1 1 1 1 0

---

**NB. Purchase of I<sup>2</sup>C Components of STMicroelectronics, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.**


---

# 5 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com).

**Figure 7. LQFP32 Mechanical data & package dimensions**



## 6 Revision history

**Table 13. Document revision history**

Date	Revision	Changes
24-Jan-2006	1	Initial release.
20-Nov-2006	2	Update package information, layout changes, text modifications.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)