# 8-Bit 100 Mb/s Configurable Dual-Supply Level Translator

The NLSX3018 is a 8-bit configurable dual-supply bidirectional level translator without a direction control pin. The I/O  $V_{CC}-$  and I/O  $V_{L}-$ ports are designed to track two different power supply rails,  $V_{CC}$  and  $V_{L}$  respectively. The  $V_{CC}$  supply rail is configurable from 1.3 V to 4.5 V while the  $V_{L}$  supply rail is configurable from 0.9 V to ( $V_{CC}-0.4$ ) V. This allows lower voltage logic signals on the  $V_{L}$  side to be translated into higher voltage logic signals on the  $V_{CC}$  side, and vice–versa. Both I/O ports are auto–sensing; thus, no direction pin is required.

The Output Enable (EN) input, when Low, disables both I/O ports by putting them in 3–state. This significantly reduces the supply currents from both  $V_{CC}$  and  $V_L$ . The EN signal is designed to track  $V_L$ .

#### **Features**

- Wide High–Side  $V_{CC}$  Operating Range: 1.3 V to 4.5 V Wide Low–Side  $V_{L}$  Operating Range: 0.9 V to  $(V_{CC}$  0.4) V
- High–Speed with 100 Mb/s Guaranteed Date Rate for  $V_L > 1.6 \text{ V}$
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Powerup Sequencing
- Small packaging: 4.0 mm x 2.0 mm UDFN20
- This is a Pb-Free Device

## **Typical Applications**

• Mobile Phones, PDAs, Other Portable Devices

#### **PIN ASSIGNMENT**

I/O V <sub>L</sub> 1	[1_]		I/O V <sub>CC</sub> 1
I/O V <sub>L</sub> 2	_2		I/O V <sub>CC</sub> 2
I/O V <sub>L</sub> 3	3		I/O V <sub>CC</sub> 3
$I/O\ V_L4$	_4 ]		I/O V <sub>CC</sub> 4
$V_{L}$	5		$V_{CC}$
EN	_6 <u>_</u>		GND
$I/O V_L 5$	7		I/O V <sub>CC</sub> 5
I/O V <sub>L</sub> 6	8	13	I/O V <sub>CC</sub> 6
$I/O V_L 7$	9	12	I/O V <sub>CC</sub> 7
$I/O V_L 8$	10 ]	1	I/O V <sub>CC</sub> 8

(Top View)



## ON Semiconductor®

http://onsemi.com

## MARKING DIAGRAMS




UDFN20 MU SUFFIX CASE 517AK



LA = Specific Device Code M = Date Code ■ = Pb-Free Package



SOIC-20 DW SUFFIX CASE 751D



A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package



TSSOP-20 DT SUFFIX CASE 948E



A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 1. Logic Diagram




Figure 2. Typical Application Circuit

Figure 3. Simplified Functional Diagram (1 I/O Line) (EN = 1)

## **PIN ASSIGNMENT**

Pins	Description
V <sub>CC</sub>	V <sub>CC</sub> Input Voltage
V <sub>L</sub>	V <sub>L</sub> Input Voltage
GND	Ground
EN	Output Enable
I/O V <sub>CC</sub> n	I/O Port, Referenced to V <sub>CC</sub>
I/O V <sub>L</sub> n	I/O Port, Referenced to V <sub>L</sub>

## **FUNCTION TABLE**

EN	Operating Mode
L	Hi–Z
Н	I/O Buses Connected

## **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	-0.5 to +5.5		V
V <sub>L</sub>	V <sub>L</sub> Supply Voltage	-0.5 to +5.5		V
I/O V <sub>CC</sub>	V <sub>CC</sub> -Referenced DC Input/Output Voltage	-0.5 to (V <sub>CC</sub> + 0.3)		V
I/O V <sub>L</sub>	V <sub>L</sub> -Referenced DC Input/Output Voltage	-0.5 to (V <sub>L</sub> + 0.3)		V
V <sub>EN</sub>	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I <sub>IK</sub>	Input Diode Clamp Current	-50	V <sub>I</sub> < GND	mA
lok	Output Diode Clamp Current	-50	V <sub>O</sub> < GND	mA
I <sub>CC</sub>	DC Supply Current Through V <sub>CC</sub>	±100		mA
IL	DC Supply Current Through V <sub>L</sub>	±100		mA
I <sub>GND</sub>	DC Ground Current Through Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage		1.3	4.5	V
V <sub>L</sub>	V <sub>L</sub> Supply Voltage		0.9	V <sub>CC</sub> - 0.4	V
V <sub>EN</sub>	Enable Control Pin Voltage		GND	4.5	V
V <sub>IO</sub>	Bus Input/Output Voltage	I/O V <sub>CC</sub> I/O V <sub>L</sub>	GND GND	4.5 4.5	V
T <sub>A</sub>	Operating Temperature Range		-40	+85	°C
ΔΙ/ΔV	Input Transition Rise or Rate V <sub>I</sub> , V <sub>IO</sub> from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V $\pm$ 0.3 V		0	10	ns

#### DC ELECTRICAL CHARACTERISTICS

					-4	0°C to +85	5°C	
Symbol	Parameter	Test Conditions (Note 1)	V <sub>CC</sub> (V) (Note 2)	<b>V<sub>L</sub> (V)</b> (Note 3)	Min	Typ (Note 4)	Max	Unit
V <sub>IHC</sub>	I/O V <sub>CC</sub> Input HIGH Voltage		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>CC</sub>	-	_	V
V <sub>ILC</sub>	I/O V <sub>CC</sub> Input LOW Voltage		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2 * V <sub>CC</sub>	V
V <sub>IHL</sub>	I/O V <sub>L</sub> Input HIGH Voltage		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>L</sub>	-	_	V
V <sub>ILL</sub>	I/O V <sub>L</sub> Input LOW Voltage		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2 * V <sub>L</sub>	V
V <sub>IH</sub>	Control Pin Input HIGH Voltage	T <sub>A</sub> = +25°C	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>L</sub>	-	-	V
V <sub>IL</sub>	Control Pin Input LOW Voltage	T <sub>A</sub> = +25°C	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2 * V <sub>L</sub>	V
V <sub>OHC</sub>	I/O V <sub>CC</sub> Output HIGH Voltage	I/O V <sub>CC</sub> Source Current = 20 μA	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>CC</sub>	-	_	V
V <sub>OLC</sub>	I/O V <sub>CC</sub> Output LOW Voltage	I/O V <sub>CC</sub> Sink Current = 20 μA	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2 * V <sub>CC</sub>	V
V <sub>OHL</sub>	I/O V <sub>L</sub> Output HIGH Voltage	I/O V <sub>L</sub> Source Current = 20 μA	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>L</sub>	-	_	V
V <sub>OLL</sub>	I/O V <sub>L</sub> Output LOW Voltage	I/O V <sub>L</sub> Sink Current = 20 μA	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2 * V <sub>L</sub>	V

- Normal test conditions are V<sub>EN</sub> = 0 V, C<sub>IOVCC</sub> = 15 pF and C<sub>IOVL</sub> = 15 pF, unless otherwise specified.
   V<sub>CC</sub> is the supply voltage associated with the high voltage port, and V<sub>CC</sub> ranges from +1.3 V to 4.5 V under normal operating conditions.
- 3. V<sub>L</sub> is the supply voltage associated with the low voltage port. V<sub>L</sub> must be less than or equal to (V<sub>CC</sub> 0.4) V during normal operation. However, during startup and shutdown conditions,  $V_L$  can be greater than  $(V_{CC} - 0.4) V$ . 4. Typical values are for  $V_{CC} = +2.8 \text{ V}$ ,  $V_L = +1.8 \text{ V}$  and  $T_A = +25^{\circ}\text{C}$ . All units are production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating
- temperature range are guaranteed by design.

#### **POWER CONSUMPTION**

		Test Conditions V <sub>CC</sub> (V) V <sub>L</sub> (V)		-40°C to +85°C				
Symbol	Parameter	(Note 5)	(Note 6)	(Note 7)	Min	Тур	Max	Unit
I <sub>Q-VCC</sub>	Supply Current from V <sub>CC</sub>	$ \begin{split} &EN = V_{L;} \text{ I/O } V_{CCn} = 0 \text{ V, I/O } V_{Ln} = 0 \text{ V,} \\ &I/O  V_{CCn} = V_{CC} \text{ or I/O } V_{Ln} = V_{L} \text{ and } I_{o} = 0 \end{split} $	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	1.0	μА
I <sub>Q-VL</sub>	Supply Current from V <sub>L</sub>	$ \begin{split} &EN = V_{L;} \text{ I/O } V_{CCn} = 0 \text{ V, I/O } V_{Ln} = 0 \text{ V,} \\ &I/O  V_{CCn} = V_{CC} \text{ or I/O } V_{Ln} = V_{L} \text{ and } I_{o} = 0 \end{split} $	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	1.0	μА
		$ \begin{split} & EN = V_L,  I/O  V_{CCn} = 0  V,  I/O  V_{Ln} = 0  V, \\ & I/O  V_{CCn} = V_{CC}  \text{or}  I/O  V_{Ln} = (V_{CC} - 0.2  V)  \text{and}  I_o = 0 \end{split} $		< (V <sub>CC</sub> – 0.2)	-	-	2.0	
I <sub>TS-VCC</sub>	V <sub>CC</sub> Tristate Output Mode Supply Current	EN = 0 V	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	1.0	μΑ
I <sub>TS-VL</sub>	V <sub>L</sub> Tristate Output	EN = 0 V	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2	μΑ
	Mode Supply Current	EN = 0 V		V <sub>CC</sub> – 0.2	-	-	2.0	
l <sub>OZ</sub>	I/O Tristate Output	EN = 0 V	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	_	-	0.15	μΑ
	Mode Leakage Current	EN = 0 V		V <sub>CC</sub> – 0.2	_	-	2.0	
I <sub>EN</sub>	Output Enable Pin Input Current	-	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	_	1.0	μΑ

- 5. Normal test conditions are  $V_{EN} = 0$  V,  $C_{IOVCC} = 15$  pF and  $C_{IOVL} = 15$  pF, unless otherwise specified. 6.  $V_{CC}$  is the supply voltage associated with the high voltage port, and  $V_{CC}$  ranges from +1.3 V to 3.6 V.
- 7.  $V_L$  is the supply voltage associated with the low voltage port.  $V_L$  must be less than or equal to  $(V_{CC}-0.4)$  V during normal operation. However, during startup and shutdown conditions,  $V_L$  can be greater than  $(V_{CC}-0.4)$  V.

## **TIMING CHARACTERISTICS**

					-4	40°C to +85	°C	
Symbol	Parameter	Test Conditions (Note 8)	V <sub>CC</sub> (V) (Note 9)	V <sub>L</sub> (V) (Note 10)	Min	Typ (Note 11)	Max	Unit
t <sub>R-VCC</sub>	I/O V <sub>CC</sub> Rise Time (Output = I/O_V <sub>CC</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.7	2.4	ns
t <sub>F-VCC</sub>	I/O V <sub>CC</sub> Falltime (Output = I/O_V <sub>CC</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.5	1.0	ns
t <sub>R-VL</sub>	I/O V <sub>L</sub> Risetime (Output = I/O_V <sub>L</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		1.0	3.8	ns
t <sub>F-VL</sub>	I/O V <sub>L</sub> Falltime (Output = I/O_V <sub>L</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.6	1.2	ns
Z <sub>O-VCC</sub>	I/O V <sub>CC</sub> One-Shot Output Impedance		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		30		Ω
Z <sub>O-VL</sub>	I/O V <sub>L</sub> One-Shot Output Impedance		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		30		Ω
t <sub>PD_VL-VCC</sub>	Propagation Delay (Output = I/O_V <sub>CC</sub> , t <sub>PHL</sub> , t <sub>PLH</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		4.5	9.3	ns
t <sub>PD_VCC-VL</sub>	Propagation Delay (Output = I/O_V <sub>L</sub> , t <sub>PHL</sub> , t <sub>PLH</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		3.0	6.5	ns
tsk vl-vcc	Channel-to-Channel Skew (Output = I/O_V <sub>CC</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.2	0.3	nS
tsk_vcc-vl	Channel-to-Channel Skew (Output = I/O_V <sub>L</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.2	0.3	nS
MDR	Maximum Data Rate	(Output = $I/O_V_{CC}$ , $C_{IOVCC}$ = 15 pF)	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	110			Mb/s
		(Output = I/O_V <sub>L</sub> , $C_{IOVL} = 15 \text{ pF}$ )	> 2.2	> 1.8	140			

Normal test conditions are V<sub>EN</sub> = 0 V, C<sub>IOVCC</sub> = 15 pF and C<sub>IOVL</sub> = 15 pF, unless otherwise specified.
 V<sub>CC</sub> is the supply voltage associated with the high voltage port, and V<sub>CC</sub> ranges from +1.3 V to 4.5 V under normal operating conditions.
 V<sub>L</sub> is the supply voltage associated with the low voltage port. V<sub>L</sub> must be less than or equal to (V<sub>CC</sub> – 0.4) V during normal operation. However, during startup and shutdown conditions, V<sub>L</sub> can be greater than (V<sub>CC</sub> – 0.4) V.
 Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

## **ENABLE / DISABLE TIME MEASUREMENTS**

					-4	10°C to +85°	°C	
Symbol	Parameter	Test Conditions (Note 12)	V <sub>CC</sub> (V) (Note 13)	<b>V<sub>L</sub> (V)</b> (Note 14)	Min	Typ (Note 15)	Max	Unit
t <sub>EN-VCC</sub>	Turn-On Enable Time (Output = I/O_V <sub>CC</sub> , t <sub>pZH</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		130	180	ns
	Turn-On Enable Time (Output = I/O_V <sub>CC</sub> , t <sub>pZL</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		100	150	ns
t <sub>EN-VL</sub>	Turn-On Enable Time (Output = I/O_V <sub>L</sub> , t <sub>pZH</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		95	185	ns
	Turn-On Enable Time (Output = I/O_V <sub>L</sub> , t <sub>pZL</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		70	110	ns
t <sub>DIS-VCC</sub>		C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		175	250	ns
	Propagation Delay (Output = I/O_V <sub>CC</sub> , t <sub>PLZ</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		150	190	ns
t <sub>DIS-VL</sub>	Turn-Off Disable Time (Output = $I/O_{L}$ , $t_{pHZ}$ )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		180	250	ns
	Propagation Delay (Output = I/O_V <sub>L</sub> , t <sub>PLZ</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		160	220	ns

- 12. Normal test conditions are V<sub>EN</sub> = 0 V, C<sub>IOVCC</sub> = 15 pF and C<sub>IOVL</sub> = 15 pF, unless otherwise specified.

  13. V<sub>CC</sub> is the supply voltage associated with the high voltage port, and V<sub>CC</sub> ranges from +1.3 V to 4.5 V under normal operating conditions.

  14. V<sub>L</sub> is the supply voltage associated with the low voltage port. V<sub>L</sub> must be less than or equal to (V<sub>CC</sub> 0.4) V during normal operation. However, during startup and shutdown conditions, V<sub>L</sub> can be greater than (V<sub>CC</sub> 0.4) V.

  15. Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25 °C. All units are production tested at T<sub>A</sub> = +25 °C. Limits over the operating
- temperature range are guaranteed by design.





Figure 4. Driving I/O V<sub>L</sub> Test Circuit and Timing

Figure 5. Driving I/O  $V_{CC}$  Test Circuit and Timing



Test	Switch
t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	2 x V <sub>CC</sub>

 $C_L$  = 15 pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 50 k $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 6. Test Circuit for Enable/Disable Time Measurement




Figure 7. Timing Definitions for Propagation Delays and Enable/Disable Measurement

#### IMPORTANT APPLICATIONS INFORMATION

## **Level Translator Architecture**

The NLSX3018 auto sense translator provides bi–directional voltage level shifting to transfer data in multiple supply voltage systems. This device has two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the  $V_L$  to the  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the  $V_{CC}$  to  $V_L$  translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The NLSX3018 consists of four bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. The one-shot circuits are used to detect the rising or falling input signals. In addition, the one shots decrease the rise and fall time of the output signal for high-to-low and low-to-high transitions.

#### Input Driver Requirements

For proper operation, the input driver to the auto sense translator should be capable of driving 2.0 mA of peak output current.

## **Output Load Requirements**

The NLSX3018 is designed to drive CMOS inputs. Resistive pullup or pulldown loads of less than 50 k $\Omega$  should not be used with this device. The NLSX3373 or NLSX3378 open–drain auto sense translators are alternate translator options for an application such as the I<sup>2</sup>C bus that requires pullup resistors.

#### **Enable Input (EN)**

The NLSX3018 has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of

the device and drives the I/O  $V_{\rm CC}$  and I/O  $V_{\rm L}$  pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the  $V_{\rm L}$  supply and has Over–Voltage Tolerant (OVT) protection.

#### Uni-Directional versus Bi-Directional Translation

The NLSX3018 can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

#### **Power Supply Guidelines**

It is recommended that the  $V_L$  supply should be less than or equal to the value of the  $V_{CC}$  minus 0.4 V. The sequencing of the power supplies will not damage the device during the power up operation; however, the current consumption of the device will increase if  $V_L$  exceeds  $V_{CC}$  minus 0.4 V. In addition, the I/O  $V_{CC}$  and I/O  $V_L$  pins are in the high impedance state if either supply voltage is equal to 0 V.


For optimal performance, 0.01 to 0.1  $\mu F$  decoupling capacitors should be used on the  $V_L$  and  $V_{CC}$  power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the power supply voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLSX3018MUTAG	UDFN20 (Pb-Free)	3000 / Tape & Reel
NLSX3018DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel
NLSX3018DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### PACKAGE DIMENSIONS



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

## TSSOP-20 CASE 948E-02 **ISSUE C**



G

<u>0.100 (0.004)</u> -T- SEATING

#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE.


  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252 BSC	
M	٥°	80	٥°	8°

## **SOLDERING FOOTPRINT**


**DETAIL E** 






UDFN20 4x2, 0.4P CASE 517AK-01 **ISSUE O** 


**DATE 14 NOV 2006** 






NOTE 5





#### MOUNTING FOOTPRINT **SOLDERMASK DEFINED**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
- MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH MAY NOT EXCEED 0.03 ONTO BOTTOM SURFACE OF TERMINALS.
- DETAIL A SHOWS OPTIONAL
  CONSTRUCTION FOR TERMINALS.

	MILLIMETERS	
DIM	MIN	MAX
Α	0.45	0.55
A1	0.00	0.05
A3	0.13 REF	
b	0.15	0.25
D	4.00 BSC	
E	2.00 BSC	
е	0.40 BSC	
L	0.50	0.60
L1	0.00	0.03
L2	0.60	0.70

## **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code

= Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON23419D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UDFN20 4 X 2, 0.4P		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative